Initial commit

Prefs/hds_user/v2007.1a/templates/registered_views/Vunit_Verilog.psl

@@ -0,0 +1,19 @@
+DESCRIPTION_START
+This is the default template used for the creation of PSL Vunit (Verilog) files.
+Template supplied by Mentor Graphics.
+DESCRIPTION_END
+//
+// PSL Vunit(Verilog Syntax)
+//
+// Created:
+//          by - %(user).%(group) (%(host))
+//          at - %(time) %(date)
+//
+// using Mentor Graphics HDL Designer(TM) %(version)
+//
+
+vunit %(view) ([%(unit)])
+{
+    default clock = ClockName;
+    
+}