DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_0"
duLibraryName "Cursor"
duName "side"
elements [
]
mwi 0
uid 243,0
)
(Instance
name "U_2"
duLibraryName "sequential"
duName "accumulator"
elements [
(GiElement
name "bitNb"
type "positive"
value "4"
)
]
mwi 0
uid 381,0
)
(Instance
name "U_3"
duLibraryName "sequential"
duName "accumulator"
elements [
(GiElement
name "bitNb"
type "positive"
value "8"
)
]
mwi 0
uid 444,0
)
(Instance
name "U_4"
duLibraryName "Cursor"
duName "when9"
elements [
]
mwi 0
uid 472,0
)
(Instance
name "U_5"
duLibraryName "Cursor"
duName "when255"
elements [
]
mwi 0
uid 698,0
)
(Instance
name "U_1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 767,0
)
(Instance
name "U_6"
duLibraryName "gates"
duName "or2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 797,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\process_acceleration\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\process_acceleration\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\process_acceleration"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\process_acceleration"
)
(vvPair
variable "date"
value "07.12.2021"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "process_acceleration"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Simon"
)
(vvPair
variable "graphical_source_date"
value "07.12.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "15:59:19"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "PC-SDM"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "process_acceleration"
)
(vvPair
variable "month"
value "déc."
)
(vvPair
variable "month_long"
value "décembre"
)
(vvPair
variable "p"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\process_acceleration\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\process_acceleration\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:59:19"
)
(vvPair
variable "unit"
value "process_acceleration"
)
(vvPair
variable "user"
value "Simon"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 132,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "94500,20625,96000,21375"
)
(Line
uid 12,0
sl 0
ro 270
xt "94000,21000,94500,21000"
pts [
"94000,21000"
"94500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "97000,20400,107000,21600"
st "end_acceleration"
blo "97000,21400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "end_acceleration"
t "std_ulogic"
o 3
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,4000,39000,4800"
st "end_acceleration   : std_ulogic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,7625,-500,8375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,8000,0,8000"
pts [
"-500,8000"
"0,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-13000,7400,-3000,8600"
st "info_acceleration"
ju 2
blo "-3000,8400"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
lang 11
decl (Decl
n "info_acceleration"
t "unsigned"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,3200,45000,4000"
st "info_acceleration  : unsigned(15 DOWNTO 0)"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-2000,11625,-500,12375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-500,12000,0,12000"
pts [
"-500,12000"
"0,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-7800,11400,-3000,12600"
st "Position"
ju 2
blo "-3000,12400"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
lang 11
decl (Decl
n "Position"
t "unsigned"
b "(15 DOWNTO 0)"
o 1
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2400,45000,3200"
st "Position           : unsigned(15 DOWNTO 0)"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "69500,13625,71000,14375"
)
(Line
uid 54,0
sl 0
ro 270
xt "69000,14000,69500,14000"
pts [
"69000,14000"
"69500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "72000,13400,83100,14600"
st "power_acceleration"
blo "72000,14400"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
lang 11
decl (Decl
n "power_acceleration"
t "unsigned"
b "(7 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,4800,44500,5600"
st "power_acceleration : unsigned(7 DOWNTO 0)"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "44500,33625,46000,34375"
)
(Line
uid 68,0
sl 0
ro 270
xt "44000,34000,44500,34000"
pts [
"44000,34000"
"44500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "47000,33400,57900,34600"
st "sideL_acceleration"
blo "47000,34400"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 11
decl (Decl
n "sideL_acceleration"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,5600,39000,6400"
st "sideL_acceleration : std_ulogic"
)
)
*11 (Grouping
uid 89,0
optionalChildren [
*12 (CommentText
uid 91,0
shape (Rectangle
uid 92,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "22000,48000,39000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 93,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "22200,48000,32000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 94,0
shape (Rectangle
uid 95,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "39000,44000,43000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 96,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "39200,44000,42200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 97,0
shape (Rectangle
uid 98,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "22000,46000,39000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 99,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "22200,46000,32200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 100,0
shape (Rectangle
uid 101,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "18000,46000,22000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 102,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "18200,46000,20300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 103,0
shape (Rectangle
uid 104,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "39000,45000,59000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 105,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "39200,45200,48600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 106,0
shape (Rectangle
uid 107,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "43000,44000,59000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 108,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "43200,44000,44800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 109,0
shape (Rectangle
uid 110,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "18000,44000,39000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 111,0
va (VaSet
isHidden 1
fg "32768,0,0"
)
xt "23350,44400,33650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "18000,47000,22000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 114,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "18200,47000,20300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "18000,48000,22000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 117,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "18200,48000,20900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "22000,47000,39000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 120,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "22200,47000,35300,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 90,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "18000,44000,59000,49000"
)
oxt "14000,66000,55000,71000"
)
*22 (SaComponent
uid 243,0
optionalChildren [
*23 (CptPort
uid 227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 230,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,32300,28300,33700"
st "info_acceleration"
blo "16000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "info_acceleration"
t "unsigned"
b "(15 DOWNTO 0)"
o 3
suid 11,0
)
)
)
*24 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,33625,15000,34375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,33300,21800,34700"
st "Position"
blo "16000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
b "(15 DOWNTO 0)"
o 1
suid 12,0
)
)
)
*25 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,33625,23750,34375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
font "Verdana,12,0"
)
xt "20700,34300,34000,35700"
st "sideL_acceleration"
ju 2
blo "34000,35500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sideL_acceleration"
t "std_ulogic"
o 5
suid 14,0
)
)
)
*26 (CptPort
uid 644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 647,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,34300,19800,35700"
st "clock"
blo "16000,35500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 15,0
)
)
)
*27 (CptPort
uid 648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 651,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,35300,20100,36700"
st "reset"
blo "16000,36500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 16,0
)
)
)
]
shape (Rectangle
uid 244,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,29000,23000,39000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 245,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 246,0
va (VaSet
font "Verdana,9,1"
)
xt "20150,24800,23850,26000"
st "Cursor"
blo "20150,25800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 247,0
va (VaSet
font "Verdana,9,1"
)
xt "20150,26000,22750,27200"
st "side"
blo "20150,27000"
tm "CptNameMgr"
)
*30 (Text
uid 248,0
va (VaSet
font "Verdana,9,1"
)
xt "20150,27200,22650,28400"
st "U_0"
blo "20150,28200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 249,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 250,0
text (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,30000,-28000,30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 252,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,37250,16750,38750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*31 (SaComponent
uid 381,0
optionalChildren [
*32 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,13625,34750,14375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "30500,13500,33000,14700"
st "acc"
ju 2
blo "33000,14500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "acc"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 7
suid 1,0
)
)
)
*33 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,17625,26000,18375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "27000,17500,30200,18700"
st "clear"
blo "27000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "clear"
t "std_ulogic"
o 8
suid 2,0
)
)
)
*34 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,19625,26000,20375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "27000,19500,30400,20700"
st "clock"
blo "27000,20500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*35 (CptPort
uid 369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,15625,26000,16375"
)
tg (CPTG
uid 371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
)
xt "27000,15500,31000,16700"
st "enable"
blo "27000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*36 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,20625,26000,21375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "27000,20500,30300,21700"
st "reset"
blo "27000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 5,0
)
)
)
*37 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,13625,26000,14375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
)
xt "27000,13500,29900,14700"
st "step"
blo "27000,14500"
)
)
thePort (LogicalPort
decl (Decl
n "step"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 382,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,13000,34000,23000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 383,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 384,0
va (VaSet
font "Verdana,8,1"
)
xt "26300,23000,32300,24000"
st "sequential"
blo "26300,23800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 385,0
va (VaSet
font "Verdana,8,1"
)
xt "26300,24000,33200,25000"
st "accumulator"
blo "26300,24800"
tm "CptNameMgr"
)
*40 (Text
uid 386,0
va (VaSet
font "Verdana,8,1"
)
xt "26300,25000,28800,26000"
st "U_2"
blo "26300,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 387,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 388,0
text (MLText
uid 389,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,12600,37700,13600"
st "bitNb = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 390,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,21250,27750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*41 (Net
uid 414,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 8
suid 8,0
)
declText (MLText
uid 415,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*42 (SaComponent
uid 444,0
optionalChildren [
*43 (CptPort
uid 420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,13625,58750,14375"
)
tg (CPTG
uid 422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "54500,13500,57000,14700"
st "acc"
ju 2
blo "57000,14500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "acc"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 7
suid 1,0
)
)
)
*44 (CptPort
uid 424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,17625,50000,18375"
)
tg (CPTG
uid 426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 427,0
va (VaSet
)
xt "51000,17500,54200,18700"
st "clear"
blo "51000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "clear"
t "std_ulogic"
o 8
suid 2,0
)
)
)
*45 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,19625,50000,20375"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
)
xt "51000,19500,54400,20700"
st "clock"
blo "51000,20500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*46 (CptPort
uid 432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,15625,50000,16375"
)
tg (CPTG
uid 434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 435,0
va (VaSet
)
xt "51000,15500,55000,16700"
st "enable"
blo "51000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*47 (CptPort
uid 436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,20625,50000,21375"
)
tg (CPTG
uid 438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 439,0
va (VaSet
)
xt "51000,20500,54300,21700"
st "reset"
blo "51000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 5,0
)
)
)
*48 (CptPort
uid 440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,13625,50000,14375"
)
tg (CPTG
uid 442,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 443,0
va (VaSet
)
xt "51000,13500,53900,14700"
st "step"
blo "51000,14500"
)
)
thePort (LogicalPort
decl (Decl
n "step"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 445,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,13000,58000,23000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 447,0
va (VaSet
font "Verdana,8,1"
)
xt "50300,23000,56300,24000"
st "sequential"
blo "50300,23800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 448,0
va (VaSet
font "Verdana,8,1"
)
xt "50300,24000,57200,25000"
st "accumulator"
blo "50300,24800"
tm "CptNameMgr"
)
*51 (Text
uid 449,0
va (VaSet
font "Verdana,8,1"
)
xt "50300,25000,52800,26000"
st "U_3"
blo "50300,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 451,0
text (MLText
uid 452,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,12600,61700,13600"
st "bitNb = 8    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 453,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,21250,51750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*52 (Blk
uid 472,0
shape (Rectangle
uid 473,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,13000,46000,23000"
)
ttg (MlTextGroup
uid 474,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 475,0
va (VaSet
font "Verdana,9,1"
)
xt "39600,16200,43300,17400"
st "Cursor"
blo "39600,17200"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 476,0
va (VaSet
font "Verdana,9,1"
)
xt "39600,17400,43500,18600"
st "when9"
blo "39600,18400"
tm "BlkNameMgr"
)
*55 (Text
uid 477,0
va (VaSet
font "Verdana,9,1"
)
xt "39600,18600,42100,19800"
st "U_4"
blo "39600,19600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 478,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 479,0
text (MLText
uid 480,0
va (VaSet
font "Courier New,8,0"
)
xt "39600,26200,39600,26200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 481,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,21250,39750,22750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*56 (Net
uid 482,0
decl (Decl
n "acc"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 9
suid 10,0
)
declText (MLText
uid 483,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*57 (Net
uid 520,0
decl (Decl
n "step"
t "std_ulogic"
o 10
suid 12,0
)
declText (MLText
uid 521,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*58 (Net
uid 578,0
decl (Decl
n "clock"
t "std_ulogic"
o 11
suid 13,0
)
declText (MLText
uid 579,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*59 (Net
uid 586,0
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 14,0
)
declText (MLText
uid 587,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*60 (Blk
uid 698,0
shape (Rectangle
uid 699,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "65000,19000,73000,29000"
)
oxt "38000,13000,46000,23000"
ttg (MlTextGroup
uid 700,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 701,0
va (VaSet
font "Verdana,9,1"
)
xt "66600,22200,70300,23400"
st "Cursor"
blo "66600,23200"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 702,0
va (VaSet
font "Verdana,9,1"
)
xt "66600,23400,71700,24600"
st "when255"
blo "66600,24400"
tm "BlkNameMgr"
)
*63 (Text
uid 703,0
va (VaSet
font "Verdana,9,1"
)
xt "66600,24600,69100,25800"
st "U_5"
blo "66600,25600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 704,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 705,0
text (MLText
uid 706,0
va (VaSet
font "Courier New,8,0"
)
xt "66600,32200,66600,32200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 707,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,27250,66750,28750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*64 (Net
uid 742,0
lang 11
decl (Decl
n "full_speed"
t "std_ulogic"
o 11
suid 18,0
)
declText (MLText
uid 743,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*65 (SaComponent
uid 767,0
optionalChildren [
*66 (CptPort
uid 758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 759,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "86625,15000,87375,15750"
)
tg (CPTG
uid 760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 761,0
ro 270
va (VaSet
isHidden 1
)
xt "86700,12700,87900,15000"
st "in1"
blo "87700,15000"
)
s (Text
uid 777,0
ro 270
va (VaSet
)
xt "87900,15000,87900,15000"
blo "87900,15000"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*67 (CptPort
uid 762,0
optionalChildren [
*68 (Circle
uid 766,0
va (VaSet
fg "0,65535,0"
)
xt "86625,9250,87375,10000"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 763,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "86625,8500,87375,9250"
)
tg (CPTG
uid 764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 765,0
ro 270
va (VaSet
isHidden 1
)
xt "86700,10250,87900,13250"
st "out1"
ju 2
blo "87700,10250"
)
s (Text
uid 778,0
ro 270
va (VaSet
)
xt "87900,10250,87900,10250"
ju 2
blo "87900,10250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 768,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,10000,90000,15000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 769,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 770,0
va (VaSet
font "Verdana,8,1"
)
xt "84410,15200,87510,16200"
st "gates"
blo "84410,16000"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 771,0
va (VaSet
font "Verdana,8,1"
)
xt "84410,16200,88610,17200"
st "inverter"
blo "84410,17000"
tm "CptNameMgr"
)
*71 (Text
uid 772,0
va (VaSet
font "Verdana,8,1"
)
xt "84410,17200,86910,18200"
st "U_1"
blo "84410,18000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 773,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 774,0
text (MLText
uid 775,0
va (VaSet
font "Verdana,8,0"
)
xt "84500,18100,98600,19100"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 776,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,13250,85750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*72 (SaComponent
uid 797,0
optionalChildren [
*73 (CptPort
uid 785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 786,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "44666,26625,45416,27375"
)
tg (CPTG
uid 787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 788,0
va (VaSet
isHidden 1
)
xt "190638,26250,192938,27450"
st "in1"
ju 2
blo "192938,27250"
)
s (Text
uid 807,0
va (VaSet
isHidden 1
)
xt "192938,27450,192938,27450"
ju 2
blo "192938,27450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*74 (CptPort
uid 789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 790,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "44665,30625,45415,31375"
)
tg (CPTG
uid 791,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 792,0
va (VaSet
isHidden 1
)
xt "190638,30250,192938,31450"
st "in2"
ju 2
blo "192938,31250"
)
s (Text
uid 808,0
va (VaSet
isHidden 1
)
xt "192938,31450,192938,31450"
ju 2
blo "192938,31450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*75 (CptPort
uid 793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 794,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37250,28625,38000,29375"
)
tg (CPTG
uid 795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 796,0
va (VaSet
isHidden 1
)
xt "178250,28250,181250,29450"
st "out1"
blo "178250,29250"
)
s (Text
uid 809,0
va (VaSet
isHidden 1
)
xt "178250,29450,178250,29450"
blo "178250,29450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (Or
uid 798,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,26000,45000,32000"
)
showPorts 0
oxt "35000,14000,42000,20000"
ttg (MlTextGroup
uid 799,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 800,0
va (VaSet
font "Verdana,8,1"
)
xt "38600,31700,41700,32700"
st "gates"
blo "38600,32500"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 801,0
va (VaSet
font "Verdana,8,1"
)
xt "38600,32700,40800,33700"
st "or2"
blo "38600,33500"
tm "CptNameMgr"
)
*78 (Text
uid 802,0
va (VaSet
font "Verdana,8,1"
)
xt "38600,33700,41100,34700"
st "U_6"
blo "38600,34500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 803,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 804,0
text (MLText
uid 805,0
va (VaSet
font "Verdana,8,0"
)
xt "38000,34600,52100,35600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 806,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,30250,39750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*79 (Net
uid 816,0
decl (Decl
n "out1"
t "std_uLogic"
o 12
suid 19,0
)
declText (MLText
uid 817,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*80 (PortIoIn
uid 898,0
shape (CompositeShape
uid 899,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 900,0
sl 0
ro 270
xt "-9000,18625,-7500,19375"
)
(Line
uid 901,0
sl 0
ro 270
xt "-7500,19000,-7000,19000"
pts [
"-7500,19000"
"-7000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 902,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 903,0
va (VaSet
)
xt "-12200,18400,-10000,19600"
st "clk"
ju 2
blo "-10000,19400"
tm "WireNameMgr"
)
)
)
*81 (PortIoIn
uid 904,0
shape (CompositeShape
uid 905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 906,0
sl 0
ro 270
xt "-9000,20625,-7500,21375"
)
(Line
uid 907,0
sl 0
ro 270
xt "-7500,21000,-7000,21000"
pts [
"-7500,21000"
"-7000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 908,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 909,0
va (VaSet
)
xt "-12100,20400,-10000,21600"
st "rst"
ju 2
blo "-10000,21400"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 926,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 13
suid 22,0
)
declText (MLText
uid 927,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*83 (Net
uid 928,0
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 14
suid 23,0
)
declText (MLText
uid 929,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*84 (Wire
uid 15,0
optionalChildren [
*85 (BdJunction
uid 756,0
ps "OnConnectorStrategy"
shape (Circle
uid 757,0
va (VaSet
vasetType 1
)
xt "80600,20600,81400,21400"
radius 400
)
)
*86 (BdJunction
uid 783,0
ps "OnConnectorStrategy"
shape (Circle
uid 784,0
va (VaSet
vasetType 1
)
xt "86600,20600,87400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "77000,21000,94000,21000"
pts [
"94000,21000"
"77000,21000"
]
)
start &1
end *87 (BdJunction
uid 750,0
ps "OnConnectorStrategy"
shape (Circle
uid 751,0
va (VaSet
vasetType 1
)
xt "76600,20600,77400,21400"
radius 400
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "93000,19800,103000,21000"
st "end_acceleration"
blo "93000,20800"
tm "WireNameMgr"
)
)
on &2
)
*88 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,8000,14250,33000"
pts [
"0,8000"
"11000,8000"
"11000,33000"
"14250,33000"
]
)
start &3
end &23
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "2000,6800,17000,8000"
st "info_acceleration : (15:0)"
blo "2000,7800"
tm "WireNameMgr"
)
)
on &4
)
*89 (Wire
uid 43,0
optionalChildren [
*90 (Ripper
uid 412,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"9000,13000"
"10000,14000"
]
uid 413,0
va (VaSet
vasetType 3
)
xt "9000,13000,10000,14000"
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,12000,14250,34000"
pts [
"0,12000"
"9000,12000"
"9000,34000"
"14250,34000"
]
)
start &5
end &24
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "2000,10800,11800,12000"
st "Position : (15:0)"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &6
)
*91 (Wire
uid 57,0
optionalChildren [
*92 (BdJunction
uid 730,0
ps "OnConnectorStrategy"
shape (Circle
uid 731,0
va (VaSet
vasetType 1
)
xt "62600,13600,63400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,14000,69000,14000"
pts [
"69000,14000"
"58750,14000"
]
)
start &7
end &43
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "68000,12800,83400,14000"
st "power_acceleration : (7:0)"
blo "68000,13800"
tm "WireNameMgr"
)
)
on &8
)
*93 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "23750,34000,44000,34000"
pts [
"44000,34000"
"23750,34000"
]
)
start &9
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "43000,32800,53900,34000"
st "sideL_acceleration"
blo "43000,33800"
tm "WireNameMgr"
)
)
on &10
)
*94 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "3000,35000,14250,35000"
pts [
"3000,35000"
"14250,35000"
]
)
end &26
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "5000,33800,8400,35000"
st "clock"
blo "5000,34800"
tm "WireNameMgr"
)
)
on &58
)
*95 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "3000,36000,14250,36000"
pts [
"3000,36000"
"14250,36000"
]
)
end &27
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "5000,34800,8300,36000"
st "reset"
blo "5000,35800"
tm "WireNameMgr"
)
)
on &59
)
*96 (Wire
uid 391,0
shape (OrthoPolyLine
uid 392,0
va (VaSet
vasetType 3
)
xt "10000,14000,25250,14000"
pts [
"25250,14000"
"10000,14000"
]
)
start &37
end &90
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
)
xt "17250,12800,24250,14000"
st "Position(0)"
blo "17250,13800"
tm "WireNameMgr"
)
)
on &6
)
*97 (Wire
uid 416,0
optionalChildren [
*98 (BdJunction
uid 470,0
ps "OnConnectorStrategy"
shape (Circle
uid 471,0
va (VaSet
vasetType 1
)
xt "22600,11600,23400,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "23000,7000,87000,16000"
pts [
"87000,9250"
"87000,7000"
"23000,7000"
"23000,16000"
"25250,16000"
]
)
start &67
end &35
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 418,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 419,0
ro 270
va (VaSet
isHidden 1
)
xt "85800,3850,87000,8250"
st "logic_1"
blo "86800,8250"
tm "WireNameMgr"
)
s (Text
uid 559,0
ro 270
va (VaSet
isHidden 1
)
xt "87000,8250,87000,8250"
blo "87000,8250"
tm "SignalTypeMgr"
)
)
on &41
)
*99 (Wire
uid 466,0
shape (OrthoPolyLine
uid 467,0
va (VaSet
vasetType 3
)
xt "23000,12000,49250,16000"
pts [
"49250,16000"
"47000,16000"
"47000,12000"
"23000,12000"
]
)
start &46
end &98
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 469,0
va (VaSet
)
xt "44250,14800,48650,16000"
st "logic_1"
blo "44250,15800"
tm "WireNameMgr"
)
)
on &41
)
*100 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,14000,38000,14000"
pts [
"34750,14000"
"38000,14000"
]
)
start &32
end &52
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "37750,12800,40250,14000"
st "acc"
blo "37750,13800"
tm "WireNameMgr"
)
)
on &56
)
*101 (Wire
uid 498,0
shape (OrthoPolyLine
uid 499,0
va (VaSet
vasetType 3
)
xt "36000,21000,38000,21000"
pts [
"36000,21000"
"38000,21000"
]
)
end &52
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
)
xt "35000,18800,38400,20000"
st "clock"
blo "35000,19800"
tm "WireNameMgr"
)
)
on &58
)
*102 (Wire
uid 506,0
shape (OrthoPolyLine
uid 507,0
va (VaSet
vasetType 3
)
xt "36000,22000,38000,22000"
pts [
"36000,22000"
"38000,22000"
]
)
end &52
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
va (VaSet
)
xt "35000,22800,38300,24000"
st "reset"
blo "35000,23800"
tm "WireNameMgr"
)
)
on &59
)
*103 (Wire
uid 522,0
optionalChildren [
*104 (BdJunction
uid 576,0
ps "OnConnectorStrategy"
shape (Circle
uid 577,0
va (VaSet
vasetType 1
)
xt "47600,13600,48400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 523,0
va (VaSet
vasetType 3
)
xt "46000,14000,49250,14000"
pts [
"46000,14000"
"49250,14000"
]
)
start &52
end &48
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "48000,12800,50900,14000"
st "step"
blo "48000,13800"
tm "WireNameMgr"
)
)
on &57
)
*105 (Wire
uid 572,0
shape (OrthoPolyLine
uid 573,0
va (VaSet
vasetType 3
)
xt "44666,14000,48000,27000"
pts [
"48000,14000"
"48000,27000"
"44666,27000"
]
)
start &104
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 575,0
va (VaSet
)
xt "41250,25800,44150,27000"
st "step"
blo "41250,26800"
tm "WireNameMgr"
)
)
on &57
)
*106 (Wire
uid 580,0
optionalChildren [
*107 (BdJunction
uid 930,0
ps "OnConnectorStrategy"
shape (Circle
uid 931,0
va (VaSet
vasetType 1
)
xt "18600,19600,19400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 581,0
va (VaSet
vasetType 3
)
xt "19000,20000,25250,20000"
pts [
"25250,20000"
"19000,20000"
]
)
start &34
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 585,0
va (VaSet
)
xt "21250,18800,24650,20000"
st "clock"
blo "21250,19800"
tm "WireNameMgr"
)
)
on &58
)
*108 (Wire
uid 588,0
optionalChildren [
*109 (BdJunction
uid 932,0
ps "OnConnectorStrategy"
shape (Circle
uid 933,0
va (VaSet
vasetType 1
)
xt "18600,20600,19400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 589,0
va (VaSet
vasetType 3
)
xt "19000,21000,25250,21000"
pts [
"25250,21000"
"19000,21000"
]
)
start &36
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 593,0
va (VaSet
)
xt "21250,19800,24550,21000"
st "reset"
blo "21250,20800"
tm "WireNameMgr"
)
)
on &59
)
*110 (Wire
uid 682,0
shape (OrthoPolyLine
uid 683,0
va (VaSet
vasetType 3
)
xt "47000,20000,49250,20000"
pts [
"47000,20000"
"49250,20000"
]
)
end &45
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 689,0
va (VaSet
)
xt "47000,17800,50400,19000"
st "clock"
blo "47000,18800"
tm "WireNameMgr"
)
)
on &58
)
*111 (Wire
uid 690,0
shape (OrthoPolyLine
uid 691,0
va (VaSet
vasetType 3
)
xt "47000,21000,49250,21000"
pts [
"47000,21000"
"49250,21000"
]
)
end &47
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 697,0
va (VaSet
)
xt "47000,21800,50300,23000"
st "reset"
blo "47000,22800"
tm "WireNameMgr"
)
)
on &59
)
*112 (Wire
uid 708,0
shape (OrthoPolyLine
uid 709,0
va (VaSet
vasetType 3
)
xt "62000,27000,65000,27000"
pts [
"62000,27000"
"65000,27000"
]
)
end &60
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 714,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 715,0
va (VaSet
)
xt "61000,24800,64400,26000"
st "clock"
blo "61000,25800"
tm "WireNameMgr"
)
)
on &58
)
*113 (Wire
uid 716,0
shape (OrthoPolyLine
uid 717,0
va (VaSet
vasetType 3
)
xt "62000,28000,65000,28000"
pts [
"62000,28000"
"65000,28000"
]
)
end &60
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 723,0
va (VaSet
)
xt "61000,28800,64300,30000"
st "reset"
blo "61000,29800"
tm "WireNameMgr"
)
)
on &59
)
*114 (Wire
uid 724,0
shape (OrthoPolyLine
uid 725,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,14000,65000,22000"
pts [
"63000,14000"
"63000,22000"
"65000,22000"
]
)
start &92
end &60
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 729,0
va (VaSet
)
xt "53000,20800,64100,22000"
st "power_acceleration"
blo "53000,21800"
tm "WireNameMgr"
)
)
on &8
)
*115 (Wire
uid 734,0
optionalChildren [
&87
]
shape (OrthoPolyLine
uid 735,0
va (VaSet
vasetType 3
)
xt "73000,21000,77000,21000"
pts [
"73000,21000"
"77000,21000"
]
)
start &60
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 741,0
va (VaSet
)
xt "76000,19800,82500,21000"
st "full_speed"
blo "76000,20800"
tm "WireNameMgr"
)
)
on &64
)
*116 (Wire
uid 752,0
optionalChildren [
*117 (BdJunction
uid 814,0
ps "OnConnectorStrategy"
shape (Circle
uid 815,0
va (VaSet
vasetType 1
)
xt "48600,29600,49400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
)
xt "49000,18000,81000,30000"
pts [
"81000,21000"
"81000,30000"
"49000,30000"
"49000,18000"
"49250,18000"
]
)
start &85
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "48000,28800,58000,30000"
st "end_acceleration"
blo "48000,29800"
tm "WireNameMgr"
)
)
on &2
)
*118 (Wire
uid 779,0
shape (OrthoPolyLine
uid 780,0
va (VaSet
vasetType 3
)
xt "87000,15000,87000,21000"
pts [
"87000,21000"
"87000,15000"
]
)
start &86
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 782,0
ro 270
va (VaSet
)
xt "85800,17000,87000,27000"
st "end_acceleration"
blo "86800,27000"
tm "WireNameMgr"
)
)
on &2
)
*119 (Wire
uid 810,0
shape (OrthoPolyLine
uid 811,0
va (VaSet
vasetType 3
)
xt "44665,30000,49000,31000"
pts [
"49000,30000"
"49000,31000"
"44665,31000"
]
)
start &117
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
)
xt "46665,29800,56665,31000"
st "end_acceleration"
blo "46665,30800"
tm "WireNameMgr"
)
)
on &2
)
*120 (Wire
uid 818,0
shape (OrthoPolyLine
uid 819,0
va (VaSet
vasetType 3
)
xt "23000,18000,38000,29000"
pts [
"38000,29000"
"27000,29000"
"27000,27000"
"23000,27000"
"23000,18000"
"25250,18000"
]
)
start &75
end &33
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 820,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 821,0
va (VaSet
isHidden 1
)
xt "37000,27800,40000,29000"
st "out1"
blo "37000,28800"
tm "WireNameMgr"
)
s (Text
uid 897,0
va (VaSet
isHidden 1
)
xt "37000,29000,37000,29000"
blo "37000,29000"
tm "SignalTypeMgr"
)
)
on &79
)
*121 (Wire
uid 912,0
shape (OrthoPolyLine
uid 913,0
va (VaSet
vasetType 3
)
xt "-7000,19000,19000,20000"
pts [
"-7000,19000"
"18000,19000"
"18000,20000"
"19000,20000"
]
)
start &80
end &107
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 917,0
va (VaSet
isHidden 1
)
xt "-5000,17800,-2800,19000"
st "clk"
blo "-5000,18800"
tm "WireNameMgr"
)
)
on &82
)
*122 (Wire
uid 920,0
shape (OrthoPolyLine
uid 921,0
va (VaSet
vasetType 3
)
xt "-7000,21000,19000,21000"
pts [
"-7000,21000"
"19000,21000"
]
)
start &81
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 925,0
va (VaSet
isHidden 1
)
xt "-5000,19800,-2900,21000"
st "rst"
blo "-5000,20800"
tm "WireNameMgr"
)
)
on &83
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *123 (PackageList
uid 121,0
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
uid 122,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*125 (MLText
uid 123,0
va (VaSet
isHidden 1
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 124,0
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 125,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*127 (Text
uid 126,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*128 (MLText
uid 127,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*129 (Text
uid 128,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*130 (MLText
uid 129,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*131 (Text
uid 130,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*132 (MLText
uid 131,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1715,1119"
viewArea "-18300,-18900,114043,69299"
cachedDiagramExtent "-13000,0,192938,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-14000,0"
lastUid 937,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*134 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*135 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*137 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*138 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*140 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*141 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*143 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*144 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*146 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*147 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*149 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*151 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*153 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,29500,2400"
st "Diagram Signals:"
blo "20000,2200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 23,0
usingSuid 1
emptyRow *154 (LEmptyRow
)
uid 134,0
optionalChildren [
*155 (RefLabelRowHdr
)
*156 (TitleRowHdr
)
*157 (FilterRowHdr
)
*158 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*159 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*160 (GroupColHdr
tm "GroupColHdrMgr"
)
*161 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*162 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*163 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*164 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*165 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*166 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*167 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
b "(15 DOWNTO 0)"
o 1
suid 3,0
)
)
uid 79,0
)
*168 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "info_acceleration"
t "unsigned"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 81,0
)
*169 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "end_acceleration"
t "std_ulogic"
o 3
suid 1,0
)
)
uid 83,0
)
*170 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "power_acceleration"
t "unsigned"
b "(7 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 85,0
)
*171 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "sideL_acceleration"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 87,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 8
suid 8,0
)
)
uid 514,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "acc"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 9
suid 10,0
)
)
uid 516,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "step"
t "std_ulogic"
o 10
suid 12,0
)
)
uid 528,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 11
suid 13,0
)
)
uid 744,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 14,0
)
)
uid 746,0
)
*177 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "full_speed"
t "std_ulogic"
o 11
suid 18,0
)
)
uid 748,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 12
suid 19,0
)
)
uid 834,0
)
*179 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 13
suid 22,0
)
)
uid 934,0
)
*180 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 14
suid 23,0
)
)
uid 936,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 147,0
optionalChildren [
*181 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *182 (MRCItem
litem &154
pos 14
dimension 20
)
uid 149,0
optionalChildren [
*183 (MRCItem
litem &155
pos 0
dimension 20
uid 150,0
)
*184 (MRCItem
litem &156
pos 1
dimension 23
uid 151,0
)
*185 (MRCItem
litem &157
pos 2
hidden 1
dimension 20
uid 152,0
)
*186 (MRCItem
litem &167
pos 0
dimension 20
uid 80,0
)
*187 (MRCItem
litem &168
pos 1
dimension 20
uid 82,0
)
*188 (MRCItem
litem &169
pos 2
dimension 20
uid 84,0
)
*189 (MRCItem
litem &170
pos 3
dimension 20
uid 86,0
)
*190 (MRCItem
litem &171
pos 4
dimension 20
uid 88,0
)
*191 (MRCItem
litem &172
pos 5
dimension 20
uid 515,0
)
*192 (MRCItem
litem &173
pos 6
dimension 20
uid 517,0
)
*193 (MRCItem
litem &174
pos 7
dimension 20
uid 529,0
)
*194 (MRCItem
litem &175
pos 8
dimension 20
uid 745,0
)
*195 (MRCItem
litem &176
pos 9
dimension 20
uid 747,0
)
*196 (MRCItem
litem &177
pos 10
dimension 20
uid 749,0
)
*197 (MRCItem
litem &178
pos 11
dimension 20
uid 835,0
)
*198 (MRCItem
litem &179
pos 12
dimension 20
uid 935,0
)
*199 (MRCItem
litem &180
pos 13
dimension 20
uid 937,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 153,0
optionalChildren [
*200 (MRCItem
litem &158
pos 0
dimension 20
uid 154,0
)
*201 (MRCItem
litem &160
pos 1
dimension 50
uid 155,0
)
*202 (MRCItem
litem &161
pos 2
dimension 100
uid 156,0
)
*203 (MRCItem
litem &162
pos 3
dimension 50
uid 157,0
)
*204 (MRCItem
litem &163
pos 4
dimension 100
uid 158,0
)
*205 (MRCItem
litem &164
pos 5
dimension 100
uid 159,0
)
*206 (MRCItem
litem &165
pos 6
dimension 50
uid 160,0
)
*207 (MRCItem
litem &166
pos 7
dimension 80
uid 161,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 148,0
vaOverrides [
]
)
]
)
uid 133,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *208 (LEmptyRow
)
uid 163,0
optionalChildren [
*209 (RefLabelRowHdr
)
*210 (TitleRowHdr
)
*211 (FilterRowHdr
)
*212 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*213 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*214 (GroupColHdr
tm "GroupColHdrMgr"
)
*215 (NameColHdr
tm "GenericNameColHdrMgr"
)
*216 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*217 (InitColHdr
tm "GenericValueColHdrMgr"
)
*218 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*219 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 175,0
optionalChildren [
*220 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *221 (MRCItem
litem &208
pos 0
dimension 20
)
uid 177,0
optionalChildren [
*222 (MRCItem
litem &209
pos 0
dimension 20
uid 178,0
)
*223 (MRCItem
litem &210
pos 1
dimension 23
uid 179,0
)
*224 (MRCItem
litem &211
pos 2
hidden 1
dimension 20
uid 180,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 181,0
optionalChildren [
*225 (MRCItem
litem &212
pos 0
dimension 20
uid 182,0
)
*226 (MRCItem
litem &214
pos 1
dimension 50
uid 183,0
)
*227 (MRCItem
litem &215
pos 2
dimension 100
uid 184,0
)
*228 (MRCItem
litem &216
pos 3
dimension 100
uid 185,0
)
*229 (MRCItem
litem &217
pos 4
dimension 50
uid 186,0
)
*230 (MRCItem
litem &218
pos 5
dimension 50
uid 187,0
)
*231 (MRCItem
litem &219
pos 6
dimension 80
uid 188,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 176,0
vaOverrides [
]
)
]
)
uid 162,0
type 1
)
activeModelName "BlockDiag"
)
