mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-23 01:43:28 +00:00
5 lines
113 B
VHDL
5 lines
113 B
VHDL
ARCHITECTURE sim OF transSignedUlog IS
|
|
BEGIN
|
|
out1 <= std_ulogic_vector(in1) after delay;
|
|
END ARCHITECTURE sim;
|