mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-30 04:43:26 +00:00
14 lines
207 B
VHDL
14 lines
207 B
VHDL
ARCHITECTURE sim OF DFF IS
|
|
BEGIN
|
|
|
|
process(clk, clr)
|
|
begin
|
|
if clr = '1' then
|
|
q <= '0' after delay;
|
|
elsif rising_edge(clk) then
|
|
q <= d after delay;
|
|
end if;
|
|
end process;
|
|
|
|
END sim;
|