mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-30 04:43:26 +00:00
18 lines
343 B
VHDL
18 lines
343 B
VHDL
ARCHITECTURE RTL OF sdramControllerSampleDataIn IS
|
|
BEGIN
|
|
|
|
sampleRamData: process(reset, clock)
|
|
begin
|
|
if reset = '1' then
|
|
ramDataIn <= (others => '0');
|
|
elsif falling_edge(clock) then
|
|
if sampleData = '1' then
|
|
ramDataIn <= memDataIn;
|
|
end if;
|
|
end if;
|
|
end process sampleRamData;
|
|
|
|
|
|
END ARCHITECTURE RTL;
|
|
|