mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-23 18:03:27 +00:00
5 lines
99 B
VHDL
5 lines
99 B
VHDL
ARCHITECTURE sim OF and3 IS
|
|
BEGIN
|
|
out1 <= in1 and in2 and in3 after delay;
|
|
END ARCHITECTURE sim;
|