mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-30 04:43:26 +00:00
5 lines
110 B
VHDL
5 lines
110 B
VHDL
ARCHITECTURE sim OF transLogUlog IS
|
|
BEGIN
|
|
out1 <= std_ulogic_vector(in1) after delay;
|
|
END ARCHITECTURE sim;
|