mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-30 04:43:26 +00:00
25 lines
513 B
VHDL
25 lines
513 B
VHDL
ARCHITECTURE RTL OF counterUpDownEnable IS
|
|
|
|
signal sCountOut: unsigned(countOut'range);
|
|
|
|
BEGIN
|
|
|
|
count: process(reset, clock)
|
|
begin
|
|
if reset = '1' then
|
|
sCountOut <= (others => '0');
|
|
elsif rising_edge(clock) then
|
|
if enable = '1' then
|
|
if up = '1' then
|
|
sCountOut <= sCountOut + 1;
|
|
elsif down = '1' then
|
|
sCountOut <= sCountOut - 1;
|
|
end if;
|
|
end if;
|
|
end if;
|
|
end process count;
|
|
|
|
countOut <= sCountOut after delay;
|
|
|
|
END ARCHITECTURE RTL;
|