6 lines
97 B
VHDL
6 lines
97 B
VHDL
|
architecture studentVersion of ex_24_1_4 is
|
||
|
|
begin
|
||
|
|
en <= '0';
|
||
|
|
dir <= '0';
|
||
|
|
end studentVersion;
|