This repository has been archived on 2024-10-30. You can view files and clone it, but cannot push or open issues or pull requests.

Klagarge 8b2f630f7b Initial commit		2024-03-22 13:16:48 +01:00
..
altera_sopc_builder.tsk	Initial commit	2024-03-22 13:16:48 +01:00
designanalyst_flow.tsk	Initial commit	2024-03-22 13:16:48 +01:00
designwave_hdl_generator.tsk	Initial commit	2024-03-22 13:16:48 +01:00
designwave_invoke.tsk	Initial commit	2024-03-22 13:16:48 +01:00
fpga_library_compile.tsk	Initial commit	2024-03-22 13:16:48 +01:00
fpga_technology_setup.tsk	Initial commit	2024-03-22 13:16:48 +01:00
generate.tsk	Initial commit	2024-03-22 13:16:48 +01:00
i_o_design_flow.tsk	Initial commit	2024-03-22 13:16:48 +01:00
migrated_simulation_flow.tsk	Initial commit	2024-03-22 13:16:48 +01:00
migrated_synthesis_flow.tsk	Initial commit	2024-03-22 13:16:48 +01:00
quartus_place_and_route.tsk	Initial commit	2024-03-22 13:16:48 +01:00
quartus_qis_flow.tsk	Initial commit	2024-03-22 13:16:48 +01:00
quartus_qis.tsk	Initial commit	2024-03-22 13:16:48 +01:00
xilinx_place_and_route.tsk	Initial commit	2024-03-22 13:16:48 +01:00
xilinx_platform_studio.tsk	Initial commit	2024-03-22 13:16:48 +01:00
xilinx_synthesis_tool_flow.tsk	Initial commit	2024-03-22 13:16:48 +01:00
xilinx_synthesis_tool.tsk	Initial commit	2024-03-22 13:16:48 +01:00