SEm-Labos/Libs/RS232_test/hds/serial@port@f@i@f@o_tb/struct.bd

DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I1"
duLibraryName "RS232_test"
duName "serialPortFIFO_tester"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "baudRate"
type "real"
value "baudRate"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I0"
duLibraryName "RS232"
duName "serialPortFIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/baudRate)"
)
]
mwi 0
uid 6734,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds/serial@port@f@i@f@o_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds/serial@port@f@i@f@o_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds/serial@port@f@i@f@o_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds/serialPortFIFO_tb"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "serialPortFIFO_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:46:02"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "RS232_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/RS232/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "serialPortFIFO_tb"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds/serial@port@f@i@f@o_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/RS232_test/hds/serialPortFIFO_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:46:02"
)
(vvPair
variable "unit"
value "serialPortFIFO_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,85000,102000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,85500,98800,86500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,85000,77000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "58750,85350,69250,86650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,91000,77000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,91500,72400,92500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,85000,83000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,85500,82000,86500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,87000,77000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,87500,72400,88500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,87000,56000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,87500,54800,88500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,89000,56000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,89500,54200,90500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,87000,102000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,87200,90400,88200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,89000,77000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,89500,74200,90500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,91000,56000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,91500,55400,92500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "51000,85000,102000,93000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "22000,67000,80000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "courier,12,1"
)
xt "22600,74900,32300,76300"
st "RS232_test"
blo "22600,76100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "courier,12,1"
)
xt "22600,76300,39900,77700"
st "serialPortFIFO_tester"
blo "22600,77500"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "courier,12,1"
)
xt "22600,77700,25000,79100"
st "I1"
blo "22600,78900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
font "courier,9,0"
)
xt "23000,79600,48000,82300"
st "dataBitNb      = dataBitNb         ( positive )  
clockFrequency = clockFrequency    ( real     )  
baudRate       = baudRate          ( real     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "baudRate"
type "real"
value "baudRate"
)
]
)
)
*16 (SaComponent
uid 6734,0
optionalChildren [
*17 (CptPort
uid 6694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,46625,40000,47375"
)
tg (CPTG
uid 6696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6697,0
va (VaSet
font "courier,9,0"
)
xt "41000,46400,43800,47600"
st "RxD"
blo "41000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*18 (CptPort
uid 6698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,56625,40000,57375"
)
tg (CPTG
uid 6700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6701,0
va (VaSet
font "courier,9,0"
)
xt "41000,56400,44400,57600"
st "clock"
blo "41000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*19 (CptPort
uid 6702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,58625,40000,59375"
)
tg (CPTG
uid 6704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6705,0
va (VaSet
font "courier,9,0"
)
xt "41000,58400,44300,59600"
st "reset"
blo "41000,59400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*20 (CptPort
uid 6706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6707,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,52625,40000,53375"
)
tg (CPTG
uid 6708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6709,0
va (VaSet
font "courier,9,0"
)
xt "41000,52400,43800,53600"
st "TxD"
blo "41000,53400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*21 (CptPort
uid 6710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,48625,56750,49375"
)
tg (CPTG
uid 6712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6713,0
va (VaSet
font "courier,9,0"
)
xt "50100,48400,55000,49600"
st "rxEmpty"
ju 2
blo "55000,49400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*22 (CptPort
uid 6714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,54625,56750,55375"
)
tg (CPTG
uid 6716,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6717,0
va (VaSet
font "courier,9,0"
)
xt "51500,54400,55000,55600"
st "txFull"
ju 2
blo "55000,55400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 7,0
)
)
)
*23 (CptPort
uid 6718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6719,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,50625,56750,51375"
)
tg (CPTG
uid 6720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6721,0
va (VaSet
font "courier,9,0"
)
xt "52000,50400,55000,51600"
st "rxRd"
ju 2
blo "55000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*24 (CptPort
uid 6722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6723,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,56625,56750,57375"
)
tg (CPTG
uid 6724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6725,0
va (VaSet
font "courier,9,0"
)
xt "52000,56400,55000,57600"
st "txWr"
ju 2
blo "55000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*25 (CptPort
uid 6726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,46625,56750,47375"
)
tg (CPTG
uid 6728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6729,0
va (VaSet
font "courier,9,0"
)
xt "50900,46400,55000,47600"
st "rxData"
ju 2
blo "55000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 2011,0
)
)
)
*26 (CptPort
uid 6730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6731,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,52625,56750,53375"
)
tg (CPTG
uid 6732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6733,0
va (VaSet
font "courier,9,0"
)
xt "50900,52400,55000,53600"
st "txData"
ju 2
blo "55000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 2012,0
)
)
)
]
shape (Rectangle
uid 6735,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,43000,56000,61000"
)
oxt "40000,10000,56000,28000"
ttg (MlTextGroup
uid 6736,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 6737,0
va (VaSet
font "courier,9,1"
)
xt "40600,60800,44300,62000"
st "RS232"
blo "40600,61800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 6738,0
va (VaSet
font "courier,9,1"
)
xt "40600,62000,49200,63200"
st "serialPortFIFO"
blo "40600,63000"
tm "CptNameMgr"
)
*29 (Text
uid 6739,0
va (VaSet
font "courier,9,1"
)
xt "40600,63200,42300,64400"
st "I0"
blo "40600,64200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6740,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6741,0
text (MLText
uid 6742,0
va (VaSet
font "courier,8,0"
)
xt "40000,64600,74000,67300"
st "dataBitNb      = dataBitNb                           ( positive )  
fifoDepth      = fifoDepth                           ( positive )  
baudRateDivide = integer(clockFrequency/baudRate)    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/baudRate)"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*30 (Net
uid 6743,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 86,0
)
declText (MLText
uid 6744,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL reset   : std_ulogic"
)
)
*31 (Net
uid 6751,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 87,0
)
declText (MLText
uid 6752,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL clock   : std_ulogic"
)
)
*32 (Net
uid 6759,0
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 88,0
)
declText (MLText
uid 6760,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL TxD     : std_ulogic"
)
)
*33 (Net
uid 6767,0
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 89,0
)
declText (MLText
uid 6768,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL RxD     : std_ulogic"
)
)
*34 (Net
uid 6775,0
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 90,0
)
declText (MLText
uid 6776,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL txWr    : std_ulogic"
)
)
*35 (Net
uid 6783,0
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 91,0
)
declText (MLText
uid 6784,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL txFull  : std_ulogic"
)
)
*36 (Net
uid 6791,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 92,0
)
declText (MLText
uid 6792,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,28500,900"
st "SIGNAL txData  : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*37 (Net
uid 6799,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 7
suid 93,0
)
declText (MLText
uid 6800,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL rxRd    : std_ulogic"
)
)
*38 (Net
uid 6807,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 6
suid 94,0
)
declText (MLText
uid 6808,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL rxEmpty : std_ulogic"
)
)
*39 (Net
uid 6815,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 95,0
)
declText (MLText
uid 6816,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,28500,900"
st "SIGNAL rxData  : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*40 (Wire
uid 6745,0
shape (OrthoPolyLine
uid 6746,0
va (VaSet
vasetType 3
)
xt "38000,59000,39250,67000"
pts [
"39250,59000"
"38000,59000"
"38000,67000"
]
)
start &19
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6750,0
va (VaSet
font "courier,12,0"
)
xt "34250,57600,37750,58900"
st "reset"
blo "34250,58600"
tm "WireNameMgr"
)
)
on &30
)
*41 (Wire
uid 6753,0
shape (OrthoPolyLine
uid 6754,0
va (VaSet
vasetType 3
)
xt "36000,57000,39250,67000"
pts [
"39250,57000"
"36000,57000"
"36000,67000"
]
)
start &18
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6758,0
va (VaSet
font "courier,12,0"
)
xt "34250,55600,37750,56900"
st "clock"
blo "34250,56600"
tm "WireNameMgr"
)
)
on &31
)
*42 (Wire
uid 6761,0
shape (OrthoPolyLine
uid 6762,0
va (VaSet
vasetType 3
)
xt "32000,53000,39250,67000"
pts [
"39250,53000"
"32000,53000"
"32000,67000"
]
)
start &20
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6766,0
va (VaSet
font "courier,12,0"
)
xt "35250,51600,37350,52900"
st "TxD"
blo "35250,52600"
tm "WireNameMgr"
)
)
on &32
)
*43 (Wire
uid 6769,0
shape (OrthoPolyLine
uid 6770,0
va (VaSet
vasetType 3
)
xt "30000,47000,39250,67000"
pts [
"39250,47000"
"30000,47000"
"30000,67000"
]
)
start &17
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6774,0
va (VaSet
font "courier,12,0"
)
xt "35250,45600,37350,46900"
st "RxD"
blo "35250,46600"
tm "WireNameMgr"
)
)
on &33
)
*44 (Wire
uid 6777,0
shape (OrthoPolyLine
uid 6778,0
va (VaSet
vasetType 3
)
xt "56750,57000,60000,67000"
pts [
"56750,57000"
"60000,57000"
"60000,67000"
]
)
start &24
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6782,0
va (VaSet
font "courier,12,0"
)
xt "58750,55600,61550,56900"
st "txWr"
blo "58750,56600"
tm "WireNameMgr"
)
)
on &34
)
*45 (Wire
uid 6785,0
shape (OrthoPolyLine
uid 6786,0
va (VaSet
vasetType 3
)
xt "56750,55000,62000,67000"
pts [
"56750,55000"
"62000,55000"
"62000,67000"
]
)
start &22
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6790,0
va (VaSet
font "courier,12,0"
)
xt "58750,53600,62950,54900"
st "txFull"
blo "58750,54600"
tm "WireNameMgr"
)
)
on &35
)
*46 (Wire
uid 6793,0
shape (OrthoPolyLine
uid 6794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,53000,64000,67000"
pts [
"56750,53000"
"64000,53000"
"64000,67000"
]
)
start &26
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6798,0
va (VaSet
font "courier,12,0"
)
xt "58750,51600,62950,52900"
st "txData"
blo "58750,52600"
tm "WireNameMgr"
)
)
on &36
)
*47 (Wire
uid 6801,0
shape (OrthoPolyLine
uid 6802,0
va (VaSet
vasetType 3
)
xt "56750,51000,68000,67000"
pts [
"56750,51000"
"68000,51000"
"68000,67000"
]
)
start &23
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6806,0
va (VaSet
font "courier,12,0"
)
xt "58750,49600,61550,50900"
st "rxRd"
blo "58750,50600"
tm "WireNameMgr"
)
)
on &37
)
*48 (Wire
uid 6809,0
shape (OrthoPolyLine
uid 6810,0
va (VaSet
vasetType 3
)
xt "56750,49000,70000,67000"
pts [
"56750,49000"
"70000,49000"
"70000,67000"
]
)
start &21
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6814,0
va (VaSet
font "courier,12,0"
)
xt "58750,47600,63650,48900"
st "rxEmpty"
blo "58750,48600"
tm "WireNameMgr"
)
)
on &38
)
*49 (Wire
uid 6817,0
shape (OrthoPolyLine
uid 6818,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,47000,72000,67000"
pts [
"56750,47000"
"72000,47000"
"72000,67000"
]
)
start &25
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6822,0
va (VaSet
font "courier,12,0"
)
xt "58750,45600,62950,46900"
st "rxData"
blo "58750,46600"
tm "WireNameMgr"
)
)
on &39
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *50 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 1297,0
va (VaSet
font "courier,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*52 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,11600,24000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*54 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*55 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*56 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*57 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*58 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*59 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "54,-8,1688,1058"
viewArea "-8576,18017,106655,94974"
cachedDiagramExtent "-7000,0,102000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "Letter (8.5\" x 11\")"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 7057,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*61 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*62 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*64 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*65 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*67 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*68 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*70 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*71 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*73 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*74 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*76 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,9,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,1400,2700"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,12,0"
)
xt "0,0,6300,1300"
st "Auto list"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,12600,2700"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,17400,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*78 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,10800,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*80 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,10,1"
)
xt "-7000,25200,1600,26400"
st "Declarations"
blo "-7000,26200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,26400,-2800,27600"
st "Ports:"
blo "-7000,27400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,10,1"
)
xt "-7000,26400,-1000,27600"
st "Pre User:"
blo "-7000,27400"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,27600,19600,31600"
st "constant clockFrequency: real := 66.0E6;
constant baudRate: real := 16.0*9600.0;
constant dataBitNb: positive := 8;
constant fifoDepth: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,26400,4000,27600"
st "Diagram Signals:"
blo "-7000,27400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,26400,300,27600"
st "Post User:"
blo "-7000,27400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,40800,-5000,40800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 95,0
usingSuid 1
emptyRow *81 (LEmptyRow
)
uid 3310,0
optionalChildren [
*82 (RefLabelRowHdr
)
*83 (TitleRowHdr
)
*84 (FilterRowHdr
)
*85 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*86 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*87 (GroupColHdr
tm "GroupColHdrMgr"
)
*88 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*89 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*90 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*91 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*92 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*93 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*94 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 86,0
)
)
uid 6823,0
)
*95 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 87,0
)
)
uid 6825,0
)
*96 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 88,0
)
)
uid 6827,0
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 89,0
)
)
uid 6829,0
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 90,0
)
)
uid 6831,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 91,0
)
)
uid 6833,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 92,0
)
)
uid 6835,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 7
suid 93,0
)
)
uid 6837,0
)
*102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 6
suid 94,0
)
)
uid 6839,0
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 95,0
)
)
uid 6841,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*104 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *105 (MRCItem
litem &81
pos 10
dimension 20
)
uid 3325,0
optionalChildren [
*106 (MRCItem
litem &82
pos 0
dimension 20
uid 3326,0
)
*107 (MRCItem
litem &83
pos 1
dimension 23
uid 3327,0
)
*108 (MRCItem
litem &84
pos 2
hidden 1
dimension 20
uid 3328,0
)
*109 (MRCItem
litem &94
pos 0
dimension 20
uid 6824,0
)
*110 (MRCItem
litem &95
pos 1
dimension 20
uid 6826,0
)
*111 (MRCItem
litem &96
pos 2
dimension 20
uid 6828,0
)
*112 (MRCItem
litem &97
pos 3
dimension 20
uid 6830,0
)
*113 (MRCItem
litem &98
pos 4
dimension 20
uid 6832,0
)
*114 (MRCItem
litem &99
pos 5
dimension 20
uid 6834,0
)
*115 (MRCItem
litem &100
pos 6
dimension 20
uid 6836,0
)
*116 (MRCItem
litem &101
pos 7
dimension 20
uid 6838,0
)
*117 (MRCItem
litem &102
pos 8
dimension 20
uid 6840,0
)
*118 (MRCItem
litem &103
pos 9
dimension 20
uid 6842,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*119 (MRCItem
litem &85
pos 0
dimension 20
uid 3330,0
)
*120 (MRCItem
litem &87
pos 1
dimension 50
uid 3331,0
)
*121 (MRCItem
litem &88
pos 2
dimension 100
uid 3332,0
)
*122 (MRCItem
litem &89
pos 3
dimension 50
uid 3333,0
)
*123 (MRCItem
litem &90
pos 4
dimension 100
uid 3334,0
)
*124 (MRCItem
litem &91
pos 5
dimension 100
uid 3335,0
)
*125 (MRCItem
litem &92
pos 6
dimension 50
uid 3336,0
)
*126 (MRCItem
litem &93
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *127 (LEmptyRow
)
uid 3339,0
optionalChildren [
*128 (RefLabelRowHdr
)
*129 (TitleRowHdr
)
*130 (FilterRowHdr
)
*131 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*132 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*133 (GroupColHdr
tm "GroupColHdrMgr"
)
*134 (NameColHdr
tm "GenericNameColHdrMgr"
)
*135 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*136 (InitColHdr
tm "GenericValueColHdrMgr"
)
*137 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*138 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*139 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *140 (MRCItem
litem &127
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*141 (MRCItem
litem &128
pos 0
dimension 20
uid 3354,0
)
*142 (MRCItem
litem &129
pos 1
dimension 23
uid 3355,0
)
*143 (MRCItem
litem &130
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*144 (MRCItem
litem &131
pos 0
dimension 20
uid 3358,0
)
*145 (MRCItem
litem &133
pos 1
dimension 50
uid 3359,0
)
*146 (MRCItem
litem &134
pos 2
dimension 100
uid 3360,0
)
*147 (MRCItem
litem &135
pos 3
dimension 100
uid 3361,0
)
*148 (MRCItem
litem &136
pos 4
dimension 50
uid 3362,0
)
*149 (MRCItem
litem &137
pos 5
dimension 50
uid 3363,0
)
*150 (MRCItem
litem &138
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)