5 lines
114 B
VHDL
5 lines
114 B
VHDL
|
ARCHITECTURE studentVersion OF interpolatorTrigger IS
|
||
|
|
BEGIN
|
||
|
|
triggerOut <= '0';
|
||
|
|
END ARCHITECTURE studentVersion;
|