5 lines
97 B
VHDL
5 lines
97 B
VHDL
|
ARCHITECTURE studentVersion OF DAC IS
|
||
|
|
BEGIN
|
||
|
|
serialOut <= '0';
|
||
|
|
END ARCHITECTURE studentVersion;
|