34 lines
848 B
VHDL
34 lines
848 B
VHDL
|
--==============================================================================
|
||
|
|
--
|
||
|
|
-- AHB general purpose input/outputs
|
||
|
|
--
|
||
|
|
-- Provides "ioNb" input/output signals .
|
||
|
|
--
|
||
|
|
--------------------------------------------------------------------------------
|
||
|
|
--
|
||
|
|
-- Write registers
|
||
|
|
--
|
||
|
|
-- 00, data register receives the values to drive the output lines.
|
||
|
|
-- 01, output enable register defines the signal direction:
|
||
|
|
-- when '1', the direction is "out".
|
||
|
|
--
|
||
|
|
--------------------------------------------------------------------------------
|
||
|
|
--
|
||
|
|
-- Read registers
|
||
|
|
-- 00, data register provides the values detected on the lines.
|
||
|
|
--
|
||
|
|
ARCHITECTURE studentVersion OF ahbGpio IS
|
||
|
|
BEGIN
|
||
|
|
|
||
|
|
-- AHB-Lite
|
||
|
|
hRData <= (OTHERS => '0');
|
||
|
|
hReady <= '0';
|
||
|
|
hResp <= '0';
|
||
|
|
|
||
|
|
-- Out
|
||
|
|
ioOut <= (OTHERS => '0');
|
||
|
|
ioEn <= (OTHERS => '0');
|
||
|
|
|
||
|
|
END ARCHITECTURE studentVersion;
|
||
|
|
|