DocumentHdrVersion "1.1" Header (DocumentHdr version 2 dialect 11 dmPackageRefs [ (DmPackageRef library "ieee" unitName "std_logic_1164" ) (DmPackageRef library "ieee" unitName "numeric_std" ) ] instances [ (Instance name "I_inv1" duLibraryName "Board" duName "inverterIn" elements [ ] mwi 0 uid 130,0 ) (Instance name "I_dff" duLibraryName "Board" duName "DFF" elements [ ] mwi 0 uid 150,0 ) (Instance name "I_inv2" duLibraryName "Board" duName "inverterIn" elements [ ] mwi 0 uid 176,0 ) (Instance name "I_cnt" duLibraryName "PipelinedOperators" duName "pipelineCounter" elements [ (GiElement name "bitNb" type "positive" value "counterBitNb" ) (GiElement name "stageNb" type "positive" value "pipelineStageNb" ) ] mwi 0 uid 196,0 ) (Instance name "I_pll" duLibraryName "Lattice" duName "pll" elements [ ] mwi 0 uid 323,0 ) ] embeddedInstances [ (EmbeddedInstance name "eb5" number "5" ) (EmbeddedInstance name "eb6" number "6" ) ] libraryRefs [ "ieee" ] ) version "32.1" appVersion "2019.2 (Build 5)" noEmbeddedEditors 1 model (BlockDiag VExpander (VariableExpander vvMap [ (vvPair variable "HDLDir" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hdl" ) (vvPair variable "HDSDir" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds" ) (vvPair variable "SideDataDesignDir" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds\\pipeline@counter_ebs3\\struct.bd.info" ) (vvPair variable "SideDataUserDir" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds\\pipeline@counter_ebs3\\struct.bd.user" ) (vvPair variable "SourceDir" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds" ) (vvPair variable "appl" value "HDL Designer" ) (vvPair variable "arch_name" value "struct" ) (vvPair variable "concat_file" value "concatenated" ) (vvPair variable "config" value "%(unit)_%(view)_config" ) (vvPair variable "d" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds\\pipeline@counter_ebs3" ) (vvPair variable "d_logical" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds\\pipelineCounter_ebs3" ) (vvPair variable "date" value "08.05.2023" ) (vvPair variable "day" value "lun." ) (vvPair variable "day_long" value "lundi" ) (vvPair variable "dd" value "08" ) (vvPair variable "entity_name" value "pipelineCounter_ebs3" ) (vvPair variable "ext" value "" ) (vvPair variable "f" value "struct.bd" ) (vvPair variable "f_logical" value "struct.bd" ) (vvPair variable "f_noext" value "struct" ) (vvPair variable "graphical_source_author" value "axel.amand" ) (vvPair variable "graphical_source_date" value "08.05.2023" ) (vvPair variable "graphical_source_group" value "UNKNOWN" ) (vvPair variable "graphical_source_host" value "WE7860" ) (vvPair variable "graphical_source_time" value "11:16:01" ) (vvPair variable "group" value "UNKNOWN" ) (vvPair variable "host" value "WE7860" ) (vvPair variable "language" value "VHDL" ) (vvPair variable "library" value "Board" ) (vvPair variable "library_downstream_Concatenation" value "$HDS_PROJECT_DIR/../Board/concat" ) (vvPair variable "library_downstream_ModelSimCompiler" value "$SCRATCH_DIR/Board" ) (vvPair variable "mm" value "05" ) (vvPair variable "module_name" value "pipelineCounter_ebs3" ) (vvPair variable "month" value "mai" ) (vvPair variable "month_long" value "mai" ) (vvPair variable "p" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds\\pipeline@counter_ebs3\\struct.bd" ) (vvPair variable "p_logical" value "C:\\dev\\sem-labs\\10-PipelinedOperators\\Prefs\\..\\Board\\hds\\pipelineCounter_ebs3\\struct.bd" ) (vvPair variable "package_name" value "" ) (vvPair variable "project_name" value "hds" ) (vvPair variable "series" value "HDL Designer Series" ) (vvPair variable "this_ext" value "bd" ) (vvPair variable "this_file" value "struct" ) (vvPair variable "this_file_logical" value "struct" ) (vvPair variable "time" value "11:16:01" ) (vvPair variable "unit" value "pipelineCounter_ebs3" ) (vvPair variable "user" value "axel.amand" ) (vvPair variable "version" value "2019.2 (Build 5)" ) (vvPair variable "view" value "struct" ) (vvPair variable "year" value "2023" ) (vvPair variable "yy" value "23" ) ] ) LanguageMgr "Vhdl2008LangMgr" uid 52,0 optionalChildren [ *1 (Grouping uid 9,0 optionalChildren [ *2 (CommentText uid 11,0 shape (Rectangle uid 12,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "42000,4000,59000,5000" ) oxt "18000,70000,35000,71000" text (MLText uid 13,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "42200,4000,53600,5000" st " by %user on %dd %month %year " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) *3 (CommentText uid 14,0 shape (Rectangle uid 15,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "59000,0,63000,1000" ) oxt "35000,66000,39000,67000" text (MLText uid 16,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "59200,0,62200,1000" st " Project: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *4 (CommentText uid 17,0 shape (Rectangle uid 18,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "42000,2000,59000,3000" ) oxt "18000,68000,35000,69000" text (MLText uid 19,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "42200,2000,52200,3000" st " " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) *5 (CommentText uid 20,0 shape (Rectangle uid 21,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "38000,2000,42000,3000" ) oxt "14000,68000,18000,69000" text (MLText uid 22,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "38200,2000,40300,3000" st " Title: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *6 (CommentText uid 23,0 shape (Rectangle uid 24,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "59000,1000,79000,5000" ) oxt "35000,67000,55000,71000" text (MLText uid 25,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "59200,1200,68600,2200" st " " tm "CommentText" wrapOption 3 visibleHeight 4000 visibleWidth 20000 ) ignorePrefs 1 titleBlock 1 ) *7 (CommentText uid 26,0 shape (Rectangle uid 27,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "63000,0,79000,1000" ) oxt "39000,66000,55000,67000" text (MLText uid 28,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "63200,0,64800,1000" st " %project_name " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 16000 ) position 1 ignorePrefs 1 titleBlock 1 ) *8 (CommentText uid 29,0 shape (Rectangle uid 30,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "38000,0,59000,2000" ) oxt "14000,66000,35000,68000" text (MLText uid 31,0 va (VaSet fg "32768,0,0" ) xt "43350,400,53650,1600" st " " ju 0 tm "CommentText" wrapOption 3 visibleHeight 2000 visibleWidth 21000 ) position 1 ignorePrefs 1 titleBlock 1 ) *9 (CommentText uid 32,0 shape (Rectangle uid 33,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "38000,3000,42000,4000" ) oxt "14000,69000,18000,70000" text (MLText uid 34,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "38200,3000,40300,4000" st " Path: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *10 (CommentText uid 35,0 shape (Rectangle uid 36,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "38000,4000,42000,5000" ) oxt "14000,70000,18000,71000" text (MLText uid 37,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "38200,4000,40900,5000" st " Edited: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *11 (CommentText uid 38,0 shape (Rectangle uid 39,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "42000,3000,59000,4000" ) oxt "18000,69000,35000,70000" text (MLText uid 40,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "42200,3000,55000,4000" st " %library/%unit/%view " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) ] shape (GroupingShape uid 10,0 va (VaSet vasetType 1 fg "65535,65535,65535" lineStyle 2 lineWidth 2 ) xt "38000,0,79000,5000" ) oxt "14000,66000,55000,71000" ) *12 (PortIoIn uid 109,0 shape (CompositeShape uid 110,0 va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Pentagon uid 111,0 sl 0 ro 270 xt "29000,33625,30500,34375" ) (Line uid 112,0 sl 0 ro 270 xt "30500,34000,31000,34000" pts [ "30500,34000" "31000,34000" ] ) ] ) tg (WTG uid 113,0 ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text uid 114,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "22300,33300,28000,34700" st "reset_n" ju 2 blo "28000,34500" tm "WireNameMgr" ) ) ) *13 (PortIoIn uid 115,0 shape (CompositeShape uid 116,0 va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Pentagon uid 117,0 sl 0 ro 270 xt "28000,14625,29500,15375" ) (Line uid 118,0 sl 0 ro 270 xt "29500,15000,30000,15000" pts [ "29500,15000" "30000,15000" ] ) ] ) tg (WTG uid 119,0 ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text uid 120,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "23200,14300,27000,15700" st "clock" ju 2 blo "27000,15500" tm "WireNameMgr" ) ) ) *14 (HdlText uid 121,0 optionalChildren [ *15 (EmbeddedText uid 126,0 commentText (CommentText uid 127,0 ps "CenterOffsetStrategy" shape (Rectangle uid 128,0 va (VaSet vasetType 1 fg "65535,65535,65535" lineStyle 2 ) xt "36000,25000,42000,27000" ) oxt "0,0,18000,5000" text (MLText uid 129,0 va (VaSet ) xt "36200,25200,41700,26400" st " logic1 <= '1'; " tm "HdlTextMgr" wrapOption 3 visibleHeight 2000 visibleWidth 6000 ) ) ) ] shape (Rectangle uid 122,0 va (VaSet vasetType 1 fg "65535,65535,32768" ) xt "35000,24000,43000,28000" ) oxt "0,0,8000,10000" ttg (MlTextGroup uid 123,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *16 (Text uid 124,0 va (VaSet ) xt "35400,28000,38000,29200" st "eb5" blo "35400,29000" tm "HdlTextNameMgr" ) *17 (Text uid 125,0 va (VaSet ) xt "35400,29000,36800,30200" st "5" blo "35400,30000" tm "HdlTextNumberMgr" ) ] ) ) *18 (SaComponent uid 130,0 optionalChildren [ *19 (CptPort uid 139,0 optionalChildren [ *20 (Circle uid 144,0 va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "36092,33546,37000,34454" radius 454 ) ] ps "OnEdgeStrategy" shape (Triangle uid 140,0 ro 90 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "35342,33625,36092,34375" ) tg (CPTG uid 141,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 142,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "37000,33500,39700,34900" st "in1" blo "37000,34700" ) s (Text uid 143,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "37000,34900,37000,34900" blo "37000,34900" ) ) thePort (LogicalPort decl (Decl n "in1" t "std_uLogic" o 1 ) ) ) *21 (CptPort uid 145,0 ps "OnEdgeStrategy" shape (Triangle uid 146,0 ro 90 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "42000,33625,42750,34375" ) tg (CPTG uid 147,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 148,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "38050,33500,41750,34900" st "out1" ju 2 blo "41750,34700" ) s (Text uid 149,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "41750,34900,41750,34900" ju 2 blo "41750,34900" ) ) thePort (LogicalPort m 1 decl (Decl n "out1" t "std_uLogic" o 2 ) ) ) ] shape (Buf uid 131,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "37000,31000,42000,37000" ) showPorts 0 oxt "23000,4000,28000,10000" ttg (MlTextGroup uid 132,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *22 (Text uid 133,0 va (VaSet ) xt "38460,36700,42060,37900" st "Board" blo "38460,37700" tm "BdLibraryNameMgr" ) *23 (Text uid 134,0 va (VaSet ) xt "38460,37700,44860,38900" st "inverterIn" blo "38460,38700" tm "CptNameMgr" ) *24 (Text uid 135,0 va (VaSet ) xt "38460,38700,42460,39900" st "I_inv1" blo "38460,39700" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation uid 136,0 ps "EdgeToEdgeStrategy" matrix (Matrix uid 137,0 text (MLText uid 138,0 va (VaSet ) xt "37000,37400,37000,37400" ) header "" ) elements [ ] ) portVis (PortSigDisplay disp 1 sN 0 sTC 0 sT 1 ) archFileType "UNKNOWN" ) *25 (SaComponent uid 150,0 optionalChildren [ *26 (CptPort uid 159,0 ps "OnEdgeStrategy" shape (Triangle uid 160,0 ro 90 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "47250,25625,48000,26375" ) tg (CPTG uid 161,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 162,0 va (VaSet font "Verdana,12,0" ) xt "49000,25300,50700,26700" st "D" blo "49000,26500" ) ) thePort (LogicalPort decl (Decl n "D" t "std_uLogic" o 3 ) ) ) *27 (CptPort uid 163,0 optionalChildren [ *28 (FFT pts [ "48750,30000" "48000,30375" "48000,29625" ] uid 167,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "48000,29625,48750,30375" ) ] ps "OnEdgeStrategy" shape (Triangle uid 164,0 ro 90 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "47250,29625,48000,30375" ) tg (CPTG uid 165,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 166,0 va (VaSet font "Verdana,12,0" ) xt "49000,29400,52200,30800" st "CLK" blo "49000,30600" ) ) thePort (LogicalPort decl (Decl n "CLK" t "std_uLogic" o 1 ) ) ) *29 (CptPort uid 168,0 ps "OnEdgeStrategy" shape (Triangle uid 169,0 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "50625,32000,51375,32750" ) tg (CPTG uid 170,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 171,0 va (VaSet font "Verdana,12,0" ) xt "50000,30600,53200,32000" st "CLR" blo "50000,31800" ) ) thePort (LogicalPort decl (Decl n "CLR" t "std_uLogic" o 2 ) ) ) *30 (CptPort uid 172,0 ps "OnEdgeStrategy" shape (Triangle uid 173,0 ro 90 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "54000,25625,54750,26375" ) tg (CPTG uid 174,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 175,0 va (VaSet font "Verdana,12,0" ) xt "51200,25300,53000,26700" st "Q" ju 2 blo "53000,26500" ) ) thePort (LogicalPort m 1 decl (Decl n "Q" t "std_uLogic" o 4 ) ) ) ] shape (Rectangle uid 151,0 va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "48000,24000,54000,32000" ) showPorts 0 oxt "0,0,8000,10000" ttg (MlTextGroup uid 152,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *31 (Text uid 153,0 va (VaSet ) xt "52600,31700,56200,32900" st "Board" blo "52600,32700" tm "BdLibraryNameMgr" ) *32 (Text uid 154,0 va (VaSet ) xt "52600,32700,55300,33900" st "DFF" blo "52600,33700" tm "CptNameMgr" ) *33 (Text uid 155,0 va (VaSet ) xt "52600,33700,55600,34900" st "I_dff" blo "52600,34700" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation uid 156,0 ps "EdgeToEdgeStrategy" matrix (Matrix uid 157,0 text (MLText uid 158,0 va (VaSet ) xt "25000,21000,25000,21000" ) header "" ) elements [ ] ) portVis (PortSigDisplay sTC 0 sT 1 ) archFileType "UNKNOWN" ) *34 (SaComponent uid 176,0 optionalChildren [ *35 (CptPort uid 185,0 optionalChildren [ *36 (Circle uid 190,0 va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "58092,25546,59000,26454" radius 454 ) ] ps "OnEdgeStrategy" shape (Triangle uid 186,0 ro 90 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "57342,25625,58092,26375" ) tg (CPTG uid 187,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 188,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "59000,25500,61700,26900" st "in1" blo "59000,26700" ) s (Text uid 189,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "59000,26900,59000,26900" blo "59000,26900" ) ) thePort (LogicalPort decl (Decl n "in1" t "std_uLogic" o 1 ) ) ) *37 (CptPort uid 191,0 ps "OnEdgeStrategy" shape (Triangle uid 192,0 ro 90 va (VaSet vasetType 1 isHidden 1 fg "0,65535,0" ) xt "64000,25625,64750,26375" ) tg (CPTG uid 193,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 194,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "60050,25500,63750,26900" st "out1" ju 2 blo "63750,26700" ) s (Text uid 195,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "63750,26900,63750,26900" ju 2 blo "63750,26900" ) ) thePort (LogicalPort m 1 decl (Decl n "out1" t "std_uLogic" o 2 ) ) ) ] shape (Buf uid 177,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "59000,23000,64000,29000" ) showPorts 0 oxt "23000,4000,28000,10000" ttg (MlTextGroup uid 178,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *38 (Text uid 179,0 va (VaSet ) xt "60460,28700,64060,29900" st "Board" blo "60460,29700" tm "BdLibraryNameMgr" ) *39 (Text uid 180,0 va (VaSet ) xt "60460,29700,66860,30900" st "inverterIn" blo "60460,30700" tm "CptNameMgr" ) *40 (Text uid 181,0 va (VaSet ) xt "60460,30700,64460,31900" st "I_inv2" blo "60460,31700" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation uid 182,0 ps "EdgeToEdgeStrategy" matrix (Matrix uid 183,0 text (MLText uid 184,0 va (VaSet ) xt "59000,29400,59000,29400" ) header "" ) elements [ ] ) portVis (PortSigDisplay disp 1 sN 0 sTC 0 sT 1 ) archFileType "UNKNOWN" ) *41 (SaComponent uid 196,0 optionalChildren [ *42 (CptPort uid 205,0 ps "OnEdgeStrategy" shape (Triangle uid 206,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "87000,21625,87750,22375" ) tg (CPTG uid 207,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 208,0 va (VaSet ) xt "80600,21550,86000,22750" st "countOut" ju 2 blo "86000,22550" ) ) thePort (LogicalPort m 1 decl (Decl n "countOut" t "unsigned" b "(bitNb-1 downto 0)" o 1 ) ) ) *43 (CptPort uid 209,0 ps "OnEdgeStrategy" shape (Triangle uid 210,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "70250,21625,71000,22375" ) tg (CPTG uid 211,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 212,0 va (VaSet ) xt "72000,21400,75400,22600" st "clock" blo "72000,22400" ) ) thePort (LogicalPort decl (Decl n "clock" t "std_ulogic" o 2 ) ) ) *44 (CptPort uid 213,0 ps "OnEdgeStrategy" shape (Triangle uid 214,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "70250,23625,71000,24375" ) tg (CPTG uid 215,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 216,0 va (VaSet ) xt "72000,23550,75300,24750" st "reset" blo "72000,24550" ) ) thePort (LogicalPort decl (Decl n "reset" t "std_ulogic" o 3 ) ) ) ] shape (Rectangle uid 197,0 va (VaSet vasetType 1 fg "0,65535,0" bg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "71000,18000,87000,26000" ) oxt "32000,15000,48000,23000" ttg (MlTextGroup uid 198,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *45 (Text uid 199,0 va (VaSet font "Verdana,9,1" ) xt "71600,25800,82400,27000" st "PipelinedOperators" blo "71600,26800" tm "BdLibraryNameMgr" ) *46 (Text uid 200,0 va (VaSet font "Verdana,9,1" ) xt "71600,26700,80600,27900" st "pipelineCounter" blo "71600,27700" tm "CptNameMgr" ) *47 (Text uid 201,0 va (VaSet font "Verdana,9,1" ) xt "71600,27600,74900,28800" st "I_cnt" blo "71600,28600" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation uid 202,0 ps "EdgeToEdgeStrategy" matrix (Matrix uid 203,0 text (MLText uid 204,0 va (VaSet font "Verdana,8,0" ) xt "71000,29400,90400,31400" st "bitNb = counterBitNb ( positive ) stageNb = pipelineStageNb ( positive ) " ) header "" ) elements [ (GiElement name "bitNb" type "positive" value "counterBitNb" ) (GiElement name "stageNb" type "positive" value "pipelineStageNb" ) ] ) ordering 1 connectByName 1 portVis (PortSigDisplay sTC 0 ) archFileType "UNKNOWN" ) *48 (PortIoOut uid 217,0 shape (CompositeShape uid 218,0 va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Pentagon uid 219,0 sl 0 ro 270 xt "95500,21625,97000,22375" ) (Line uid 220,0 sl 0 ro 270 xt "95000,22000,95500,22000" pts [ "95000,22000" "95500,22000" ] ) ] ) tg (WTG uid 221,0 ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text uid 222,0 va (VaSet isHidden 1 font "Verdana,12,0" ) xt "98000,21300,124300,22700" st "countOut : (counterBitNb-1 downto 0)" blo "98000,22500" tm "WireNameMgr" ) ) ) *49 (Net uid 259,0 decl (Decl n "reset_n" t "std_ulogic" o 1 suid 1,0 ) declText (MLText uid 260,0 va (VaSet ) xt "2000,11600,15600,12800" st "reset_n : std_ulogic " ) ) *50 (Net uid 261,0 decl (Decl n "resetSynch" t "std_ulogic" o 2 suid 2,0 ) declText (MLText uid 262,0 va (VaSet ) xt "2000,21200,21100,22400" st "SIGNAL resetSynch : std_ulogic " ) ) *51 (Net uid 263,0 decl (Decl n "clock" t "std_ulogic" o 3 suid 3,0 ) declText (MLText uid 264,0 va (VaSet ) xt "2000,10400,15100,11600" st "clock : std_ulogic " ) ) *52 (Net uid 265,0 decl (Decl n "reset" t "std_ulogic" o 4 suid 4,0 ) declText (MLText uid 266,0 va (VaSet ) xt "2000,20000,19500,21200" st "SIGNAL reset : std_ulogic " ) ) *53 (Net uid 269,0 decl (Decl n "logic1" t "std_uLogic" o 6 suid 6,0 ) declText (MLText uid 270,0 va (VaSet ) xt "2000,18800,20000,20000" st "SIGNAL logic1 : std_uLogic " ) ) *54 (Net uid 271,0 decl (Decl n "countOut" t "unsigned" b "(counterBitNb-1 downto 0)" o 7 suid 7,0 ) declText (MLText uid 272,0 va (VaSet ) xt "2000,12800,29600,14000" st "countOut : unsigned(counterBitNb-1 downto 0) " ) ) *55 (SaComponent uid 323,0 optionalChildren [ *56 (CptPort uid 287,0 ps "OnEdgeStrategy" shape (Triangle uid 288,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "58000,18625,58750,19375" ) tg (CPTG uid 289,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 290,0 va (VaSet font "Verdana,8,0" ) xt "52700,18500,57000,19500" st "clk10MHz" ju 2 blo "57000,19300" ) ) thePort (LogicalPort lang 11 m 1 decl (Decl n "clk10MHz" t "std_ulogic" o 8 suid 1,0 ) ) ) *57 (CptPort uid 291,0 ps "OnEdgeStrategy" shape (Triangle uid 292,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "58000,17625,58750,18375" ) tg (CPTG uid 293,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 294,0 va (VaSet font "Verdana,8,0" ) xt "52700,17500,57000,18500" st "clk50MHz" ju 2 blo "57000,18300" ) ) thePort (LogicalPort lang 11 m 1 decl (Decl n "clk50MHz" t "std_ulogic" o 7 suid 2,0 ) ) ) *58 (CptPort uid 295,0 ps "OnEdgeStrategy" shape (Triangle uid 296,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "58000,14625,58750,15375" ) tg (CPTG uid 297,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 298,0 va (VaSet font "Verdana,8,0" ) xt "52700,14500,57000,15500" st "clk60MHz" ju 2 blo "57000,15300" ) ) thePort (LogicalPort lang 11 m 1 decl (Decl n "clk60MHz" t "std_ulogic" o 5 suid 3,0 ) ) ) *59 (CptPort uid 299,0 ps "OnEdgeStrategy" shape (Triangle uid 300,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "58000,16625,58750,17375" ) tg (CPTG uid 301,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 302,0 va (VaSet font "Verdana,8,0" ) xt "52700,16500,57000,17500" st "clk75MHz" ju 2 blo "57000,17300" ) ) thePort (LogicalPort lang 11 m 1 decl (Decl n "clk75MHz" t "std_ulogic" o 6 suid 4,0 ) ) ) *60 (CptPort uid 303,0 ps "OnEdgeStrategy" shape (Triangle uid 304,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "45250,18625,46000,19375" ) tg (CPTG uid 305,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 306,0 va (VaSet font "Verdana,8,0" ) xt "47000,18500,50200,19500" st "en10M" blo "47000,19300" ) ) thePort (LogicalPort lang 11 decl (Decl n "en10M" t "std_ulogic" o 4 suid 6,0 ) ) ) *61 (CptPort uid 307,0 ps "OnEdgeStrategy" shape (Triangle uid 308,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "45250,17625,46000,18375" ) tg (CPTG uid 309,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 310,0 va (VaSet font "Verdana,8,0" ) xt "47000,17500,50200,18500" st "en50M" blo "47000,18300" ) ) thePort (LogicalPort lang 11 decl (Decl n "en50M" t "std_ulogic" o 3 suid 7,0 ) ) ) *62 (CptPort uid 311,0 ps "OnEdgeStrategy" shape (Triangle uid 312,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "45250,16625,46000,17375" ) tg (CPTG uid 313,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 314,0 va (VaSet font "Verdana,8,0" ) xt "47000,16500,50200,17500" st "en75M" blo "47000,17300" ) ) thePort (LogicalPort lang 11 decl (Decl n "en75M" t "std_ulogic" o 2 suid 8,0 ) ) ) *63 (CptPort uid 315,0 ps "OnEdgeStrategy" shape (Triangle uid 316,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "58000,20625,58750,21375" ) tg (CPTG uid 317,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 318,0 va (VaSet font "Verdana,8,0" ) xt "52800,20500,57000,21500" st "pllLocked" ju 2 blo "57000,21300" ) ) thePort (LogicalPort lang 11 m 1 decl (Decl n "pllLocked" t "std_ulogic" o 9 suid 9,0 ) ) ) *64 (CptPort uid 319,0 ps "OnEdgeStrategy" shape (Triangle uid 320,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "45250,14625,46000,15375" ) tg (CPTG uid 321,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 322,0 va (VaSet font "Verdana,8,0" ) xt "47000,14500,51600,15500" st "clkIn100M" blo "47000,15300" ) ) thePort (LogicalPort lang 11 decl (Decl n "clkIn100M" t "std_ulogic" o 1 suid 10,0 ) ) ) ] shape (Rectangle uid 324,0 va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "46000,14000,58000,22000" ) oxt "20000,20000,32000,28000" ttg (MlTextGroup uid 325,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *65 (Text uid 326,0 va (VaSet font "Verdana,8,1" ) xt "54400,11000,58100,12000" st "Lattice" blo "54400,11800" tm "BdLibraryNameMgr" ) *66 (Text uid 327,0 va (VaSet font "Verdana,8,1" ) xt "54400,12000,56200,13000" st "pll" blo "54400,12800" tm "CptNameMgr" ) *67 (Text uid 328,0 va (VaSet font "Verdana,8,1" ) xt "54400,13000,57200,14000" st "I_pll" blo "54400,13800" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation uid 329,0 ps "EdgeToEdgeStrategy" matrix (Matrix uid 330,0 text (MLText uid 331,0 va (VaSet font "Courier New,8,0" ) xt "22000,-55200,22000,-55200" ) header "" ) elements [ ] ) viewicon (ZoomableIcon uid 332,0 sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "46250,20250,47750,21750" iconName "VhdlFileViewIcon.png" iconMaskName "VhdlFileViewIcon.msk" ftype 10 ) ordering 1 viewiconposition 0 portVis (PortSigDisplay ) archFileType "UNKNOWN" ) *68 (Net uid 339,0 lang 11 decl (Decl n "clk_sys" t "std_ulogic" o 8 suid 9,0 ) declText (MLText uid 340,0 va (VaSet font "Courier New,8,0" ) xt "2000,17200,19500,18000" st "SIGNAL clk_sys : std_ulogic " ) ) *69 (HdlText uid 341,0 optionalChildren [ *70 (EmbeddedText uid 346,0 commentText (CommentText uid 347,0 ps "CenterOffsetStrategy" shape (Rectangle uid 348,0 va (VaSet vasetType 1 fg "65535,65535,65535" lineStyle 2 ) xt "33000,17000,39000,19000" ) oxt "0,0,18000,5000" text (MLText uid 349,0 va (VaSet ) xt "33200,17200,38700,18400" st " logic0 <= '0'; " tm "HdlTextMgr" wrapOption 3 visibleHeight 2000 visibleWidth 6000 ) ) ) ] shape (Rectangle uid 342,0 va (VaSet vasetType 1 fg "65535,65535,32768" ) xt "32000,16000,40000,20000" ) oxt "0,0,8000,10000" ttg (MlTextGroup uid 343,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *71 (Text uid 344,0 va (VaSet ) xt "32400,20000,35000,21200" st "eb6" blo "32400,21000" tm "HdlTextNameMgr" ) *72 (Text uid 345,0 va (VaSet ) xt "32400,21000,33800,22200" st "6" blo "32400,22000" tm "HdlTextNumberMgr" ) ] ) ) *73 (Net uid 370,0 lang 11 decl (Decl n "logic0" t "std_ulogic" o 9 suid 11,0 ) declText (MLText uid 371,0 va (VaSet font "Courier New,8,0" ) xt "2000,18000,19500,18800" st "SIGNAL logic0 : std_ulogic " ) ) *74 (Net uid 376,0 decl (Decl n "resetSynch_n" t "std_ulogic" o 5 suid 12,0 ) declText (MLText uid 377,0 va (VaSet font "Courier New,8,0" ) xt "2000,22400,19500,23200" st "SIGNAL resetSynch_n : std_ulogic " ) ) *75 (Wire uid 223,0 shape (OrthoPolyLine uid 224,0 va (VaSet vasetType 3 ) xt "43000,26000,48000,26000" pts [ "48000,26000" "43000,26000" ] ) start &26 end &14 sat 32 eat 2 stc 0 sf 1 si 0 tg (WTG uid 227,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 228,0 va (VaSet font "Verdana,12,0" ) xt "44000,24600,48400,26000" st "logic1" blo "44000,25800" tm "WireNameMgr" ) ) on &53 ) *76 (Wire uid 229,0 shape (OrthoPolyLine uid 230,0 va (VaSet vasetType 3 ) xt "46000,30000,48000,30000" pts [ "46000,30000" "48000,30000" ] ) end &27 sat 16 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 233,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 234,0 va (VaSet font "Verdana,12,0" ) xt "44000,28600,47800,30000" st "clock" blo "44000,29800" tm "WireNameMgr" ) ) on &51 ) *77 (Wire uid 235,0 shape (OrthoPolyLine uid 236,0 va (VaSet vasetType 3 ) xt "54000,26000,58092,26000" pts [ "54000,26000" "58092,26000" ] ) start &30 end &35 sat 32 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 237,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 238,0 va (VaSet font "Verdana,12,0" ) xt "53000,24600,63200,26000" st "resetSynch_n" blo "53000,25800" tm "WireNameMgr" ) ) on &74 ) *78 (Wire uid 239,0 shape (OrthoPolyLine uid 240,0 va (VaSet vasetType 3 lineWidth 2 ) xt "87750,22000,95000,22000" pts [ "87750,22000" "95000,22000" ] ) start &42 end &48 sat 32 eat 32 sty 1 stc 0 st 0 sf 1 si 0 tg (WTG uid 241,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 242,0 va (VaSet font "Verdana,12,0" ) xt "90000,20700,96600,22100" st "countOut" blo "90000,21900" tm "WireNameMgr" ) ) on &54 ) *79 (Wire uid 243,0 shape (OrthoPolyLine uid 244,0 va (VaSet vasetType 3 ) xt "31000,34000,36092,34000" pts [ "31000,34000" "36092,34000" ] ) start &12 end &19 sat 32 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 245,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 246,0 va (VaSet font "Verdana,12,0" ) xt "30000,32600,35700,34000" st "reset_n" blo "30000,33800" tm "WireNameMgr" ) ) on &49 ) *80 (Wire uid 247,0 shape (OrthoPolyLine uid 248,0 va (VaSet vasetType 3 ) xt "30000,15000,45250,15000" pts [ "30000,15000" "45250,15000" ] ) start &13 end &64 es 0 sat 32 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 249,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 250,0 va (VaSet font "Verdana,12,0" ) xt "30000,13600,33800,15000" st "clock" blo "30000,14800" tm "WireNameMgr" ) ) on &51 ) *81 (Wire uid 251,0 shape (OrthoPolyLine uid 252,0 va (VaSet vasetType 3 ) xt "64000,24000,70250,26000" pts [ "64000,26000" "67000,26000" "67000,24000" "70250,24000" ] ) start &37 end &44 ss 0 sat 32 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 253,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 254,0 va (VaSet font "Verdana,12,0" ) xt "64000,22600,72600,24000" st "resetSynch" blo "64000,23800" tm "WireNameMgr" ) ) on &50 ) *82 (Wire uid 255,0 shape (OrthoPolyLine uid 256,0 va (VaSet vasetType 3 ) xt "42000,32000,51000,34000" pts [ "42000,34000" "51000,34000" "51000,32000" ] ) start &21 end &29 ss 0 sat 32 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 257,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 258,0 va (VaSet font "Verdana,12,0" ) xt "43000,32600,47100,34000" st "reset" blo "43000,33800" tm "WireNameMgr" ) ) on &52 ) *83 (Wire uid 335,0 shape (OrthoPolyLine uid 336,0 va (VaSet vasetType 3 ) xt "58750,15000,70250,22000" pts [ "58750,15000" "67000,15000" "67000,22000" "70250,22000" ] ) start &58 end &43 sat 32 eat 32 st 0 sf 1 si 0 tg (WTG uid 337,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 338,0 va (VaSet ) xt "60750,13800,65350,15000" st "clk_sys" blo "60750,14800" tm "WireNameMgr" ) ) on &68 ) *84 (Wire uid 352,0 optionalChildren [ *85 (BdJunction uid 362,0 ps "OnConnectorStrategy" shape (Circle uid 363,0 va (VaSet vasetType 1 ) xt "41600,16600,42400,17400" radius 400 ) ) ] shape (OrthoPolyLine uid 353,0 va (VaSet vasetType 3 ) xt "40000,17000,45250,17000" pts [ "40000,17000" "45250,17000" ] ) start &69 end &62 sat 2 eat 32 st 0 sf 1 si 0 tg (WTG uid 356,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 357,0 va (VaSet ) xt "42000,15800,45800,17000" st "logic0" blo "42000,16800" tm "WireNameMgr" ) ) on &73 ) *86 (Wire uid 358,0 optionalChildren [ *87 (BdJunction uid 368,0 ps "OnConnectorStrategy" shape (Circle uid 369,0 va (VaSet vasetType 1 ) xt "41600,17600,42400,18400" radius 400 ) ) ] shape (OrthoPolyLine uid 359,0 va (VaSet vasetType 3 ) xt "42000,17000,45250,19000" pts [ "45250,19000" "42000,19000" "42000,17000" ] ) start &60 end &85 sat 32 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 360,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 361,0 va (VaSet isHidden 1 ) xt "41250,17800,45050,19000" st "logic0" blo "41250,18800" tm "WireNameMgr" ) ) on &73 ) *88 (Wire uid 364,0 shape (OrthoPolyLine uid 365,0 va (VaSet vasetType 3 ) xt "42000,18000,45250,18000" pts [ "45250,18000" "42000,18000" ] ) start &61 end &87 sat 32 eat 32 stc 0 st 0 sf 1 si 0 tg (WTG uid 366,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 367,0 va (VaSet isHidden 1 ) xt "41250,16800,45050,18000" st "logic0" blo "41250,17800" tm "WireNameMgr" ) ) on &73 ) ] bg "65535,65535,65535" grid (Grid origin "0,0" isVisible 0 isActive 1 xSpacing 1000 xySpacing 1000 xShown 1 yShown 1 color "26368,26368,26368" ) packageList *89 (PackageList uid 41,0 stg "VerticalLayoutStrategy" textVec [ *90 (Text uid 42,0 va (VaSet font "Verdana,9,1" ) xt "0,0,7600,1200" st "Package List" blo "0,1000" ) *91 (MLText uid 43,0 va (VaSet ) xt "0,1200,17500,4800" st "LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.numeric_std.all;" tm "PackageList" ) ] ) compDirBlock (MlTextGroup uid 44,0 stg "VerticalLayoutStrategy" textVec [ *92 (Text uid 45,0 va (VaSet isHidden 1 font "Verdana,9,1" ) xt "20000,0,30800,1200" st "Compiler Directives" blo "20000,1000" ) *93 (Text uid 46,0 va (VaSet isHidden 1 font "Verdana,9,1" ) xt "20000,1200,33100,2400" st "Pre-module directives:" blo "20000,2200" ) *94 (MLText uid 47,0 va (VaSet isHidden 1 ) xt "20000,2400,32100,4800" st "`resetall `timescale 1ns/10ps" tm "BdCompilerDirectivesTextMgr" ) *95 (Text uid 48,0 va (VaSet isHidden 1 font "Verdana,9,1" ) xt "20000,4800,33700,6000" st "Post-module directives:" blo "20000,5800" ) *96 (MLText uid 49,0 va (VaSet isHidden 1 ) xt "20000,0,20000,0" tm "BdCompilerDirectivesTextMgr" ) *97 (Text uid 50,0 va (VaSet isHidden 1 font "Verdana,9,1" ) xt "20000,6000,33200,7200" st "End-module directives:" blo "20000,7000" ) *98 (MLText uid 51,0 va (VaSet isHidden 1 ) xt "20000,7200,20000,7200" tm "BdCompilerDirectivesTextMgr" ) ] associable 1 ) windowSize "0,0,1921,1056" viewArea "-300,-5300,97894,48524" cachedDiagramExtent "0,0,124300,39900" pageSetupInfo (PageSetupInfo ptrCmd "" toPrinter 1 paperWidth 761 paperHeight 1077 windowsPaperWidth 761 windowsPaperHeight 1077 paperType "A4 (210 x 297 mm)" windowsPaperName "A4 (210 x 297 mm)" windowsPaperType 9 useAdjustTo 0 exportedDirectories [ "$HDS_PROJECT_DIR/HTMLExport" ] boundaryWidth 0 exportStdIncludeRefs 1 exportStdPackageRefs 1 ) hasePageBreakOrigin 1 pageBreakOrigin "0,0" lastUid 470,0 defaultCommentText (CommentText shape (Rectangle layer 0 va (VaSet vasetType 1 fg "65280,65280,46080" lineColor "0,0,32768" ) xt "0,0,15000,5000" ) text (MLText va (VaSet fg "0,0,32768" ) xt "200,200,3200,1400" st " Text " tm "CommentText" wrapOption 3 visibleHeight 4600 visibleWidth 14600 ) ) defaultRequirementText (RequirementText shape (ZoomableIcon layer 0 va (VaSet vasetType 1 fg "59904,39936,65280" lineColor "0,0,32768" ) xt "0,0,1500,1750" iconName "reqTracerRequirement.bmp" iconMaskName "reqTracerRequirement.msk" ) autoResize 1 text (MLText va (VaSet fg "0,0,32768" font "arial,8,0" ) xt "500,2150,1400,3150" st " Text " tm "RequirementText" wrapOption 3 visibleHeight 1350 visibleWidth 1100 ) ) defaultPanel (Panel shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "32768,0,0" lineWidth 3 ) xt "0,0,20000,20000" ) title (TextAssociate ps "TopLeftStrategy" text (Text va (VaSet font "Verdana,9,1" ) xt "1000,1000,5000,2200" st "Panel0" blo "1000,2000" tm "PanelText" ) ) ) defaultBlk (Blk shape (Rectangle va (VaSet vasetType 1 fg "39936,56832,65280" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *99 (Text va (VaSet font "Verdana,9,1" ) xt "1300,3200,6700,4400" st "" blo "1300,4200" tm "BdLibraryNameMgr" ) *100 (Text va (VaSet font "Verdana,9,1" ) xt "1300,4400,6100,5600" st "" blo "1300,5400" tm "BlkNameMgr" ) *101 (Text va (VaSet font "Verdana,9,1" ) xt "1300,5600,3800,6800" st "U_0" blo "1300,6600" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "1300,13200,1300,13200" ) header "" ) elements [ ] ) viewicon (ZoomableIcon sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "0,0,1500,1500" iconName "UnknownFile.png" iconMaskName "UnknownFile.msk" ) viewiconposition 0 ) defaultMWComponent (MWC shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "-850,0,8850,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *102 (Text va (VaSet font "Verdana,9,1" ) xt "-350,3200,3750,4400" st "Library" blo "-350,4200" ) *103 (Text va (VaSet font "Verdana,9,1" ) xt "-350,4400,8350,5600" st "MWComponent" blo "-350,5400" ) *104 (Text va (VaSet font "Verdana,9,1" ) xt "-350,5600,2150,6800" st "U_0" blo "-350,6600" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-7350,1200,-7350,1200" ) header "" ) elements [ ] ) portVis (PortSigDisplay ) prms (Property pclass "params" pname "params" ptn "String" ) visOptions (mwParamsVisibilityOptions ) ) defaultSaComponent (SaComponent shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *105 (Text va (VaSet font "Verdana,9,1" ) xt "0,3200,4100,4400" st "Library" blo "0,4200" tm "BdLibraryNameMgr" ) *106 (Text va (VaSet font "Verdana,9,1" ) xt "0,4400,8000,5600" st "SaComponent" blo "0,5400" tm "CptNameMgr" ) *107 (Text va (VaSet font "Verdana,9,1" ) xt "0,5600,2500,6800" st "U_0" blo "0,6600" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-7000,1200,-7000,1200" ) header "" ) elements [ ] ) viewicon (ZoomableIcon sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "0,0,1500,1500" iconName "UnknownFile.png" iconMaskName "UnknownFile.msk" ) viewiconposition 0 portVis (PortSigDisplay ) archFileType "UNKNOWN" ) defaultVhdlComponent (VhdlComponent shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "-1000,0,9000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *108 (Text va (VaSet font "Verdana,9,1" ) xt "-500,3200,3600,4400" st "Library" blo "-500,4200" ) *109 (Text va (VaSet font "Verdana,9,1" ) xt "-500,4400,8500,5600" st "VhdlComponent" blo "-500,5400" ) *110 (Text va (VaSet font "Verdana,9,1" ) xt "-500,5600,2000,6800" st "U_0" blo "-500,6600" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-7500,1200,-7500,1200" ) header "" ) elements [ ] ) portVis (PortSigDisplay ) entityPath "" archName "" archPath "" ) defaultVerilogComponent (VerilogComponent shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "-1650,0,9650,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *111 (Text va (VaSet font "Verdana,9,1" ) xt "-1150,3200,2950,4400" st "Library" blo "-1150,4200" ) *112 (Text va (VaSet font "Verdana,9,1" ) xt "-1150,4400,9150,5600" st "VerilogComponent" blo "-1150,5400" ) *113 (Text va (VaSet font "Verdana,9,1" ) xt "-1150,5600,1350,6800" st "U_0" blo "-1150,6600" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-8150,1200,-8150,1200" ) header "" ) elements [ ] ) entityPath "" ) defaultHdlText (HdlText shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,37120" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *114 (Text va (VaSet font "Verdana,9,1" ) xt "2800,3800,5200,5000" st "eb1" blo "2800,4800" tm "HdlTextNameMgr" ) *115 (Text va (VaSet font "Verdana,9,1" ) xt "2800,5000,4000,6200" st "1" blo "2800,6000" tm "HdlTextNumberMgr" ) ] ) viewicon (ZoomableIcon sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "0,0,1500,1500" iconName "UnknownFile.png" iconMaskName "UnknownFile.msk" ) viewiconposition 0 ) defaultEmbeddedText (EmbeddedText commentText (CommentText ps "CenterOffsetStrategy" shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,18000,5000" ) text (MLText va (VaSet ) xt "200,200,3200,1400" st " Text " tm "HdlTextMgr" wrapOption 3 visibleHeight 4600 visibleWidth 17600 ) ) ) defaultGlobalConnector (GlobalConnector shape (Circle va (VaSet vasetType 1 fg "65535,65535,0" ) xt "-1000,-1000,1000,1000" radius 1000 ) name (Text va (VaSet font "Verdana,9,1" ) xt "-650,-600,650,600" st "G" blo "-650,400" ) ) defaultRipper (Ripper ps "OnConnectorStrategy" shape (Line2D pts [ "0,0" "1000,1000" ] va (VaSet vasetType 1 ) xt "0,0,1000,1000" ) ) defaultBdJunction (BdJunction ps "OnConnectorStrategy" shape (Circle va (VaSet vasetType 1 ) xt "-400,-400,400,400" radius 400 ) ) defaultPortIoIn (PortIoIn shape (CompositeShape va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Pentagon sl 0 ro 270 xt "-2000,-375,-500,375" ) (Line sl 0 ro 270 xt "-500,0,0,0" pts [ "-500,0" "0,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "-1375,-1000,-1375,-1000" ju 2 blo "-1375,-1000" tm "WireNameMgr" ) ) ) defaultPortIoOut (PortIoOut shape (CompositeShape va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Pentagon sl 0 ro 270 xt "500,-375,2000,375" ) (Line sl 0 ro 270 xt "0,0,500,0" pts [ "0,0" "500,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "625,-1000,625,-1000" blo "625,-1000" tm "WireNameMgr" ) ) ) defaultPortIoInOut (PortIoInOut shape (CompositeShape va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Hexagon sl 0 xt "500,-375,2000,375" ) (Line sl 0 xt "0,0,500,0" pts [ "0,0" "500,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,-375,0,-375" blo "0,-375" tm "WireNameMgr" ) ) ) defaultPortIoBuffer (PortIoBuffer shape (CompositeShape va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "0,0,32768" ) optionalChildren [ (Hexagon sl 0 xt "500,-375,2000,375" ) (Line sl 0 xt "0,0,500,0" pts [ "0,0" "500,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,-375,0,-375" blo "0,-375" tm "WireNameMgr" ) ) ) defaultSignal (Wire shape (OrthoPolyLine va (VaSet vasetType 3 ) pts [ "0,0" "0,0" ] ) ss 0 es 0 sat 32 eat 32 st 0 sf 1 si 0 tg (WTG ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,0,2900,1200" st "sig0" blo "0,1000" tm "WireNameMgr" ) ) ) defaultBus (Wire shape (OrthoPolyLine va (VaSet vasetType 3 lineWidth 2 ) pts [ "0,0" "0,0" ] ) ss 0 es 0 sat 32 eat 32 sty 1 st 0 sf 1 si 0 tg (WTG ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,0,3800,1200" st "dbus0" blo "0,1000" tm "WireNameMgr" ) ) ) defaultBundle (Bundle shape (OrthoPolyLine va (VaSet vasetType 3 lineColor "32768,0,0" lineWidth 2 ) pts [ "0,0" "0,0" ] ) ss 0 es 0 sat 32 eat 32 textGroup (BiTextGroup ps "ConnStartEndStrategy" stg "VerticalLayoutStrategy" first (Text va (VaSet ) xt "0,0,4700,1200" st "bundle0" blo "0,1000" tm "BundleNameMgr" ) second (MLText va (VaSet ) xt "0,1200,1500,2400" st "()" tm "BundleContentsMgr" ) ) bundleNet &0 ) defaultPortMapFrame (PortMapFrame ps "PortMapFrameStrategy" shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,10000,12000" ) portMapText (BiTextGroup ps "BottomRightOffsetStrategy" stg "VerticalLayoutStrategy" first (MLText va (VaSet ) ) second (MLText va (VaSet ) tm "PortMapTextMgr" ) ) ) defaultGenFrame (Frame shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "26368,26368,26368" lineStyle 2 lineWidth 3 ) xt "0,0,20000,20000" ) title (TextAssociate ps "TopLeftStrategy" text (MLText va (VaSet ) xt "0,-1300,18500,-100" st "g0: FOR i IN 0 TO n GENERATE" tm "FrameTitleTextMgr" ) ) seqNum (FrameSequenceNumber ps "TopLeftStrategy" shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,65535" ) xt "50,50,1850,1650" ) num (Text va (VaSet ) xt "250,250,1650,1450" st "1" blo "250,1250" tm "FrameSeqNumMgr" ) ) decls (MlTextGroup ps "BottomRightOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *116 (Text va (VaSet font "Verdana,9,1" ) xt "11200,20000,22000,21200" st "Frame Declarations" blo "11200,21000" ) *117 (MLText va (VaSet ) xt "11200,21200,11200,21200" tm "BdFrameDeclTextMgr" ) ] ) ) defaultBlockFrame (Frame shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "26368,26368,26368" lineStyle 1 lineWidth 3 ) xt "0,0,20000,20000" ) title (TextAssociate ps "TopLeftStrategy" text (MLText va (VaSet ) xt "0,-1300,11000,-100" st "b0: BLOCK (guard)" tm "FrameTitleTextMgr" ) ) seqNum (FrameSequenceNumber ps "TopLeftStrategy" shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,65535" ) xt "50,50,1850,1650" ) num (Text va (VaSet ) xt "250,250,1650,1450" st "1" blo "250,1250" tm "FrameSeqNumMgr" ) ) decls (MlTextGroup ps "BottomRightOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *118 (Text va (VaSet font "Verdana,9,1" ) xt "11200,20000,22000,21200" st "Frame Declarations" blo "11200,21000" ) *119 (MLText va (VaSet ) xt "11200,21200,11200,21200" tm "BdFrameDeclTextMgr" ) ] ) style 3 ) defaultSaCptPort (CptPort ps "OnEdgeStrategy" shape (Triangle ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "0,0,750,750" ) tg (CPTG ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text va (VaSet ) xt "0,750,2800,1950" st "Port" blo "0,1750" ) ) thePort (LogicalPort lang 11 decl (Decl n "Port" t "" o 0 ) ) ) defaultSaCptPortBuffer (CptPort ps "OnEdgeStrategy" shape (Diamond va (VaSet vasetType 1 fg "65535,65535,65535" ) xt "0,0,750,750" ) tg (CPTG ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text va (VaSet ) xt "0,750,2800,1950" st "Port" blo "0,1750" ) ) thePort (LogicalPort lang 11 m 3 decl (Decl n "Port" t "" o 0 ) ) ) defaultDeclText (MLText va (VaSet font "Courier New,8,0" ) ) archDeclarativeBlock (BdArchDeclBlock uid 1,0 stg "BdArchDeclBlockLS" declLabel (Text uid 2,0 va (VaSet font "Verdana,9,1" ) xt "0,8000,7400,9200" st "Declarations" blo "0,9000" ) portLabel (Text uid 3,0 va (VaSet font "Verdana,9,1" ) xt "0,9200,3700,10400" st "Ports:" blo "0,10200" ) preUserLabel (Text uid 4,0 va (VaSet font "Verdana,9,1" ) xt "0,14000,5200,15200" st "Pre User:" blo "0,15000" ) preUserText (MLText uid 5,0 va (VaSet font "Courier New,8,0" ) xt "2000,15200,24000,16000" st "constant pipelineStageNb: positive := 5;" tm "BdDeclarativeTextMgr" ) diagSignalLabel (Text uid 6,0 va (VaSet font "Verdana,9,1" ) xt "0,16000,9500,17200" st "Diagram Signals:" blo "0,17000" ) postUserLabel (Text uid 7,0 va (VaSet isHidden 1 font "Verdana,9,1" ) xt "0,8000,6400,9200" st "Post User:" blo "0,9000" ) postUserText (MLText uid 8,0 va (VaSet isHidden 1 font "Courier New,8,0" ) xt "0,8000,0,8000" tm "BdDeclarativeTextMgr" ) ) commonDM (CommonDM ldm (LogicalDM suid 12,0 usingSuid 1 emptyRow *120 (LEmptyRow ) uid 54,0 optionalChildren [ *121 (RefLabelRowHdr ) *122 (TitleRowHdr ) *123 (FilterRowHdr ) *124 (RefLabelColHdr tm "RefLabelColHdrMgr" ) *125 (RowExpandColHdr tm "RowExpandColHdrMgr" ) *126 (GroupColHdr tm "GroupColHdrMgr" ) *127 (NameColHdr tm "BlockDiagramNameColHdrMgr" ) *128 (ModeColHdr tm "BlockDiagramModeColHdrMgr" ) *129 (TypeColHdr tm "BlockDiagramTypeColHdrMgr" ) *130 (BoundsColHdr tm "BlockDiagramBoundsColHdrMgr" ) *131 (InitColHdr tm "BlockDiagramInitColHdrMgr" ) *132 (EolColHdr tm "BlockDiagramEolColHdrMgr" ) *133 (LeafLogPort port (LogicalPort decl (Decl n "reset_n" t "std_ulogic" o 1 suid 1,0 ) ) uid 273,0 ) *134 (LeafLogPort port (LogicalPort m 4 decl (Decl n "resetSynch" t "std_ulogic" o 2 suid 2,0 ) ) uid 275,0 ) *135 (LeafLogPort port (LogicalPort decl (Decl n "clock" t "std_ulogic" o 3 suid 3,0 ) ) uid 277,0 ) *136 (LeafLogPort port (LogicalPort m 4 decl (Decl n "reset" t "std_ulogic" o 4 suid 4,0 ) ) uid 279,0 ) *137 (LeafLogPort port (LogicalPort m 4 decl (Decl n "logic1" t "std_uLogic" o 6 suid 6,0 ) ) uid 283,0 ) *138 (LeafLogPort port (LogicalPort m 1 decl (Decl n "countOut" t "unsigned" b "(counterBitNb-1 downto 0)" o 7 suid 7,0 ) ) uid 285,0 ) *139 (LeafLogPort port (LogicalPort lang 11 m 4 decl (Decl n "clk_sys" t "std_ulogic" o 8 suid 9,0 ) ) uid 372,0 ) *140 (LeafLogPort port (LogicalPort lang 11 m 4 decl (Decl n "logic0" t "std_ulogic" o 9 suid 11,0 ) ) uid 374,0 ) *141 (LeafLogPort port (LogicalPort m 4 decl (Decl n "resetSynch_n" t "std_ulogic" o 5 suid 12,0 ) ) uid 378,0 ) ] ) pdm (PhysicalDM displayShortBounds 1 editShortBounds 1 uid 67,0 optionalChildren [ *142 (Sheet sheetRow (SheetRow headerVa (MVa cellColor "49152,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" ) cellVa (MVa cellColor "65535,65535,65535" fontColor "0,0,0" font "Tahoma,10,0" ) groupVa (MVa cellColor "39936,56832,65280" fontColor "0,0,0" font "Tahoma,10,0" ) emptyMRCItem *143 (MRCItem litem &120 pos 9 dimension 20 ) uid 69,0 optionalChildren [ *144 (MRCItem litem &121 pos 0 dimension 20 uid 70,0 ) *145 (MRCItem litem &122 pos 1 dimension 23 uid 71,0 ) *146 (MRCItem litem &123 pos 2 hidden 1 dimension 20 uid 72,0 ) *147 (MRCItem litem &133 pos 0 dimension 20 uid 274,0 ) *148 (MRCItem litem &134 pos 1 dimension 20 uid 276,0 ) *149 (MRCItem litem &135 pos 2 dimension 20 uid 278,0 ) *150 (MRCItem litem &136 pos 3 dimension 20 uid 280,0 ) *151 (MRCItem litem &137 pos 4 dimension 20 uid 284,0 ) *152 (MRCItem litem &138 pos 5 dimension 20 uid 286,0 ) *153 (MRCItem litem &139 pos 6 dimension 20 uid 373,0 ) *154 (MRCItem litem &140 pos 7 dimension 20 uid 375,0 ) *155 (MRCItem litem &141 pos 8 dimension 20 uid 379,0 ) ] ) sheetCol (SheetCol propVa (MVa cellColor "0,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" textAngle 90 ) uid 73,0 optionalChildren [ *156 (MRCItem litem &124 pos 0 dimension 20 uid 74,0 ) *157 (MRCItem litem &126 pos 1 dimension 50 uid 75,0 ) *158 (MRCItem litem &127 pos 2 dimension 100 uid 76,0 ) *159 (MRCItem litem &128 pos 3 dimension 50 uid 77,0 ) *160 (MRCItem litem &129 pos 4 dimension 100 uid 78,0 ) *161 (MRCItem litem &130 pos 5 dimension 100 uid 79,0 ) *162 (MRCItem litem &131 pos 6 dimension 50 uid 80,0 ) *163 (MRCItem litem &132 pos 7 dimension 80 uid 81,0 ) ] ) fixedCol 4 fixedRow 2 name "Ports" uid 68,0 vaOverrides [ ] ) ] ) uid 53,0 ) genericsCommonDM (CommonDM ldm (LogicalDM emptyRow *164 (LEmptyRow ) uid 83,0 optionalChildren [ *165 (RefLabelRowHdr ) *166 (TitleRowHdr ) *167 (FilterRowHdr ) *168 (RefLabelColHdr tm "RefLabelColHdrMgr" ) *169 (RowExpandColHdr tm "RowExpandColHdrMgr" ) *170 (GroupColHdr tm "GroupColHdrMgr" ) *171 (NameColHdr tm "GenericNameColHdrMgr" ) *172 (TypeColHdr tm "GenericTypeColHdrMgr" ) *173 (InitColHdr tm "GenericValueColHdrMgr" ) *174 (PragmaColHdr tm "GenericPragmaColHdrMgr" ) *175 (EolColHdr tm "GenericEolColHdrMgr" ) *176 (LogGeneric generic (GiElement name "counterBitNb" type "positive" value "16" ) uid 469,0 ) ] ) pdm (PhysicalDM displayShortBounds 1 editShortBounds 1 uid 95,0 optionalChildren [ *177 (Sheet sheetRow (SheetRow headerVa (MVa cellColor "49152,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" ) cellVa (MVa cellColor "65535,65535,65535" fontColor "0,0,0" font "Tahoma,10,0" ) groupVa (MVa cellColor "39936,56832,65280" fontColor "0,0,0" font "Tahoma,10,0" ) emptyMRCItem *178 (MRCItem litem &164 pos 1 dimension 20 ) uid 97,0 optionalChildren [ *179 (MRCItem litem &165 pos 0 dimension 20 uid 98,0 ) *180 (MRCItem litem &166 pos 1 dimension 23 uid 99,0 ) *181 (MRCItem litem &167 pos 2 hidden 1 dimension 20 uid 100,0 ) *182 (MRCItem litem &176 pos 0 dimension 20 uid 470,0 ) ] ) sheetCol (SheetCol propVa (MVa cellColor "0,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" textAngle 90 ) uid 101,0 optionalChildren [ *183 (MRCItem litem &168 pos 0 dimension 20 uid 102,0 ) *184 (MRCItem litem &170 pos 1 dimension 50 uid 103,0 ) *185 (MRCItem litem &171 pos 2 dimension 100 uid 104,0 ) *186 (MRCItem litem &172 pos 3 dimension 100 uid 105,0 ) *187 (MRCItem litem &173 pos 4 dimension 50 uid 106,0 ) *188 (MRCItem litem &174 pos 5 dimension 50 uid 107,0 ) *189 (MRCItem litem &175 pos 6 dimension 80 uid 108,0 ) ] ) fixedCol 3 fixedRow 2 name "Ports" uid 96,0 vaOverrides [ ] ) ] ) uid 82,0 type 1 ) activeModelName "BlockDiag" )