5 lines
111 B
VHDL
5 lines
111 B
VHDL
ARCHITECTURE order2_studentVersion OF DAC IS
|
|
BEGIN
|
|
serialOut <= '0';
|
|
END ARCHITECTURE order2_studentVersion;
|