247 lines
6.9 KiB
Plaintext
247 lines
6.9 KiB
Plaintext
|
[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
|
||
|
[d version 1.1 ]
|
||
|
[d edition pro ]
|
||
|
[d chip 18F97J60 ]
|
||
|
[d frameptr 4065 ]
|
||
|
"82 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/adc.c
|
||
|
[e E4918 . `uc
|
||
|
channel_AN5 5
|
||
|
channel_AN6 6
|
||
|
]
|
||
|
"4 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\fleq.c
|
||
|
[v ___fleq __fleq `(b 1 e 0 0 ]
|
||
|
"62 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\float.c
|
||
|
[v ___ftpack __ftpack `(f 1 e 4 0 ]
|
||
|
"86 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftadd.c
|
||
|
[v ___ftadd __ftadd `(f 1 e 4 0 ]
|
||
|
"54 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftdiv.c
|
||
|
[v ___ftdiv __ftdiv `(f 1 e 4 0 ]
|
||
|
"62 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftmul.c
|
||
|
[v ___ftmul __ftmul `(f 1 e 4 0 ]
|
||
|
"19 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\ftsub.c
|
||
|
[v ___ftsub __ftsub `(f 1 e 4 0 ]
|
||
|
"10 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\sprcadd.c
|
||
|
[v ___fladd __fladd `(d 1 e 4 0 ]
|
||
|
"245
|
||
|
[v ___flsub __flsub `(d 1 e 4 0 ]
|
||
|
"11 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\sprcdiv.c
|
||
|
[v ___fldiv __fldiv `(d 1 e 4 0 ]
|
||
|
"8 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\sprcmul.c
|
||
|
[v ___flmul __flmul `(d 1 e 4 0 ]
|
||
|
"15 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\Umul32.c
|
||
|
[v ___lmul __lmul `(ul 1 e 4 0 ]
|
||
|
"91 C:\Program Files\Microchip\xc8\v2.40\pic\sources\c99\common\Umul64.c
|
||
|
[v ___omul __omul `(uo 1 e 8 0 ]
|
||
|
"43 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\lcd/lcd.c
|
||
|
[v _LCD_2x16_WriteCmd LCD_2x16_WriteCmd `(v 1 e 1 0 ]
|
||
|
"58
|
||
|
[v _LCD_2x16_WriteData LCD_2x16_WriteData `(v 1 e 1 0 ]
|
||
|
"74
|
||
|
[v _LCD_2x16_WriteMsg LCD_2x16_WriteMsg `(v 1 e 1 0 ]
|
||
|
"50 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\main.c
|
||
|
[v _main main `(v 1 e 1 0 ]
|
||
|
"61 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/adc.c
|
||
|
[v _ADC_Initialize ADC_Initialize `(v 1 e 1 0 ]
|
||
|
"50 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/mcc.c
|
||
|
[v _SYSTEM_Initialize SYSTEM_Initialize `(v 1 e 1 0 ]
|
||
|
"58
|
||
|
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v 1 e 1 0 ]
|
||
|
"50 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/pin_manager.c
|
||
|
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v 1 e 1 0 ]
|
||
|
"5992 C:/Program Files/Microchip/MPLABX/v6.00/packs/Microchip/PIC18F-J_DFP/1.5.44/xc8\pic\include\proc\pic18f97j60.h
|
||
|
[v _LATA LATA `VEuc 1 e 1 @3977 ]
|
||
|
"6113
|
||
|
[v _LATB LATB `VEuc 1 e 1 @3978 ]
|
||
|
"6225
|
||
|
[v _LATC LATC `VEuc 1 e 1 @3979 ]
|
||
|
"6337
|
||
|
[v _LATD LATD `VEuc 1 e 1 @3980 ]
|
||
|
[s S252 . 1 `uc 1 LATD0 1 0 :1:0
|
||
|
`uc 1 LATD1 1 0 :1:1
|
||
|
`uc 1 LATD2 1 0 :1:2
|
||
|
`uc 1 LATD3 1 0 :1:3
|
||
|
`uc 1 LATD4 1 0 :1:4
|
||
|
`uc 1 LATD5 1 0 :1:5
|
||
|
`uc 1 LATD6 1 0 :1:6
|
||
|
`uc 1 LATD7 1 0 :1:7
|
||
|
]
|
||
|
"6364
|
||
|
[s S261 . 1 `uc 1 LD0 1 0 :1:0
|
||
|
`uc 1 LD1 1 0 :1:1
|
||
|
`uc 1 LD2 1 0 :1:2
|
||
|
`uc 1 LD3 1 0 :1:3
|
||
|
`uc 1 LD4 1 0 :1:4
|
||
|
`uc 1 LD5 1 0 :1:5
|
||
|
`uc 1 LD6 1 0 :1:6
|
||
|
`uc 1 LD7 1 0 :1:7
|
||
|
]
|
||
|
[u S270 . 1 `S252 1 . 1 0 `S261 1 . 1 0 ]
|
||
|
[v _LATDbits LATDbits `VES270 1 e 1 @3980 ]
|
||
|
"6449
|
||
|
[v _LATE LATE `VEuc 1 e 1 @3981 ]
|
||
|
"6561
|
||
|
[v _LATF LATF `VEuc 1 e 1 @3982 ]
|
||
|
"6673
|
||
|
[v _LATG LATG `VEuc 1 e 1 @3983 ]
|
||
|
"6767
|
||
|
[v _LATH LATH `VEuc 1 e 1 @3984 ]
|
||
|
"6879
|
||
|
[v _LATJ LATJ `VEuc 1 e 1 @3985 ]
|
||
|
"6991
|
||
|
[v _TRISA TRISA `VEuc 1 e 1 @3986 ]
|
||
|
"7165
|
||
|
[v _TRISB TRISB `VEuc 1 e 1 @3987 ]
|
||
|
"7387
|
||
|
[v _TRISC TRISC `VEuc 1 e 1 @3988 ]
|
||
|
"7609
|
||
|
[v _TRISD TRISD `VEuc 1 e 1 @3989 ]
|
||
|
[s S212 . 1 `uc 1 TRISD0 1 0 :1:0
|
||
|
`uc 1 TRISD1 1 0 :1:1
|
||
|
`uc 1 TRISD2 1 0 :1:2
|
||
|
`uc 1 TRISD3 1 0 :1:3
|
||
|
`uc 1 TRISD4 1 0 :1:4
|
||
|
`uc 1 TRISD5 1 0 :1:5
|
||
|
`uc 1 TRISD6 1 0 :1:6
|
||
|
`uc 1 TRISD7 1 0 :1:7
|
||
|
]
|
||
|
"7641
|
||
|
[s S221 . 1 `uc 1 RD0 1 0 :1:0
|
||
|
`uc 1 RD1 1 0 :1:1
|
||
|
`uc 1 RD2 1 0 :1:2
|
||
|
`uc 1 RD3 1 0 :1:3
|
||
|
`uc 1 RD4 1 0 :1:4
|
||
|
`uc 1 RD5 1 0 :1:5
|
||
|
`uc 1 RD6 1 0 :1:6
|
||
|
`uc 1 RD7 1 0 :1:7
|
||
|
]
|
||
|
[u S230 . 1 `S212 1 . 1 0 `S221 1 . 1 0 ]
|
||
|
[v _TRISDbits TRISDbits `VES230 1 e 1 @3989 ]
|
||
|
"7831
|
||
|
[v _TRISE TRISE `VEuc 1 e 1 @3990 ]
|
||
|
"8053
|
||
|
[v _TRISF TRISF `VEuc 1 e 1 @3991 ]
|
||
|
"8275
|
||
|
[v _TRISG TRISG `VEuc 1 e 1 @3992 ]
|
||
|
"8497
|
||
|
[v _TRISH TRISH `VEuc 1 e 1 @3993 ]
|
||
|
"8719
|
||
|
[v _TRISJ TRISJ `VEuc 1 e 1 @3994 ]
|
||
|
"8941
|
||
|
[v _OSCTUNE OSCTUNE `VEuc 1 e 1 @3995 ]
|
||
|
"11572
|
||
|
[v _ADCON2 ADCON2 `VEuc 1 e 1 @4032 ]
|
||
|
"11643
|
||
|
[v _ADCON1 ADCON1 `VEuc 1 e 1 @4033 ]
|
||
|
[s S73 . 1 `uc 1 PCFG 1 0 :4:0
|
||
|
`uc 1 VCFG 1 0 :2:4
|
||
|
]
|
||
|
"11668
|
||
|
[s S76 . 1 `uc 1 PCFG0 1 0 :1:0
|
||
|
`uc 1 PCFG1 1 0 :1:1
|
||
|
`uc 1 PCFG2 1 0 :1:2
|
||
|
`uc 1 PCFG3 1 0 :1:3
|
||
|
`uc 1 VCFG0 1 0 :1:4
|
||
|
`uc 1 VCFG1 1 0 :1:5
|
||
|
]
|
||
|
[s S83 . 1 `uc 1 . 1 0 :3:0
|
||
|
`uc 1 CHSN3 1 0 :1:3
|
||
|
`uc 1 VCFG01 1 0 :1:4
|
||
|
`uc 1 VCFG11 1 0 :1:5
|
||
|
]
|
||
|
[u S88 . 1 `S73 1 . 1 0 `S76 1 . 1 0 `S83 1 . 1 0 ]
|
||
|
[v _ADCON1bits ADCON1bits `VES88 1 e 1 @4033 ]
|
||
|
"11728
|
||
|
[v _ADCON0 ADCON0 `VEuc 1 e 1 @4034 ]
|
||
|
[s S121 . 1 `uc 1 . 1 0 :1:0
|
||
|
`uc 1 GO_NOT_DONE 1 0 :1:1
|
||
|
]
|
||
|
"11774
|
||
|
[s S124 . 1 `uc 1 ADON 1 0 :1:0
|
||
|
`uc 1 GO_nDONE 1 0 :1:1
|
||
|
`uc 1 CHS 1 0 :4:2
|
||
|
]
|
||
|
[s S128 . 1 `uc 1 . 1 0 :1:0
|
||
|
`uc 1 DONE 1 0 :1:1
|
||
|
`uc 1 CHS0 1 0 :1:2
|
||
|
`uc 1 CHS1 1 0 :1:3
|
||
|
`uc 1 CHS2 1 0 :1:4
|
||
|
`uc 1 CHS3 1 0 :1:5
|
||
|
`uc 1 . 1 0 :1:6
|
||
|
`uc 1 ADCAL 1 0 :1:7
|
||
|
]
|
||
|
[s S137 . 1 `uc 1 . 1 0 :1:0
|
||
|
`uc 1 GO_DONE 1 0 :1:1
|
||
|
]
|
||
|
[s S140 . 1 `uc 1 . 1 0 :1:0
|
||
|
`uc 1 GO 1 0 :1:1
|
||
|
]
|
||
|
[s S143 . 1 `uc 1 . 1 0 :1:0
|
||
|
`uc 1 NOT_DONE 1 0 :1:1
|
||
|
]
|
||
|
[s S146 . 1 `uc 1 . 1 0 :1:0
|
||
|
`uc 1 nDONE 1 0 :1:1
|
||
|
]
|
||
|
[s S149 . 1 `uc 1 . 1 0 :1:0
|
||
|
`uc 1 GODONE 1 0 :1:1
|
||
|
]
|
||
|
[u S152 . 1 `S121 1 . 1 0 `S124 1 . 1 0 `S128 1 . 1 0 `S137 1 . 1 0 `S140 1 . 1 0 `S143 1 . 1 0 `S146 1 . 1 0 `S149 1 . 1 0 ]
|
||
|
[v _ADCON0bits ADCON0bits `VES152 1 e 1 @4034 ]
|
||
|
"11861
|
||
|
[v _ADRESL ADRESL `VEuc 1 e 1 @4035 ]
|
||
|
"11868
|
||
|
[v _ADRESH ADRESH `VEuc 1 e 1 @4036 ]
|
||
|
"13762
|
||
|
[v _OSCCON OSCCON `VEuc 1 e 1 @4051 ]
|
||
|
"50 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\main.c
|
||
|
[v _main main `(v 1 e 1 0 ]
|
||
|
{
|
||
|
"75
|
||
|
[v main@msg msg `*.32uc 1 a 2 5 ]
|
||
|
"78
|
||
|
} 0
|
||
|
"50 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/mcc.c
|
||
|
[v _SYSTEM_Initialize SYSTEM_Initialize `(v 1 e 1 0 ]
|
||
|
{
|
||
|
"56
|
||
|
} 0
|
||
|
"50 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/pin_manager.c
|
||
|
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v 1 e 1 0 ]
|
||
|
{
|
||
|
"88
|
||
|
} 0
|
||
|
"58 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/mcc.c
|
||
|
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v 1 e 1 0 ]
|
||
|
{
|
||
|
"64
|
||
|
} 0
|
||
|
"61 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\mcc_generated_files/adc.c
|
||
|
[v _ADC_Initialize ADC_Initialize `(v 1 e 1 0 ]
|
||
|
{
|
||
|
"80
|
||
|
} 0
|
||
|
"74 C:\Users\remi\Downloads\MCU\solar_panel\solar_panel.X\lcd/lcd.c
|
||
|
[v _LCD_2x16_WriteMsg LCD_2x16_WriteMsg `(v 1 e 1 0 ]
|
||
|
{
|
||
|
[v LCD_2x16_WriteMsg@msg msg `*.32uc 1 p 2 2 ]
|
||
|
[v LCD_2x16_WriteMsg@line line `uc 1 p 1 4 ]
|
||
|
"82
|
||
|
} 0
|
||
|
"58
|
||
|
[v _LCD_2x16_WriteData LCD_2x16_WriteData `(v 1 e 1 0 ]
|
||
|
{
|
||
|
[v LCD_2x16_WriteData@command command `uc 1 a 1 wreg ]
|
||
|
[v LCD_2x16_WriteData@command command `uc 1 a 1 wreg ]
|
||
|
"60
|
||
|
[v LCD_2x16_WriteData@command command `uc 1 a 1 1 ]
|
||
|
"72
|
||
|
} 0
|
||
|
"43
|
||
|
[v _LCD_2x16_WriteCmd LCD_2x16_WriteCmd `(v 1 e 1 0 ]
|
||
|
{
|
||
|
[v LCD_2x16_WriteCmd@command command `uc 1 a 1 wreg ]
|
||
|
[v LCD_2x16_WriteCmd@command command `uc 1 a 1 wreg ]
|
||
|
"45
|
||
|
[v LCD_2x16_WriteCmd@command command `uc 1 a 1 1 ]
|
||
|
"57
|
||
|
} 0
|