mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-02-18 12:57:18 +00:00
5 lines
78 B
VHDL
5 lines
78 B
VHDL
|
ARCHITECTURE sim OF inverter IS
|
||
|
|
BEGIN
|
||
|
|
out1 <= NOT in1 after delay;
|
||
|
|
END sim;
|