mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-26 19:23:27 +00:00
23 lines
456 B
VHDL
23 lines
456 B
VHDL
|
ARCHITECTURE RTL OF counterUpDown IS
|
||
|
|
|
||
|
|
signal sCountOut: unsigned(countOut'range);
|
||
|
|
|
||
|
|
BEGIN
|
||
|
|
|
||
|
|
count: process(reset, clock)
|
||
|
|
begin
|
||
|
|
if reset = '1' then
|
||
|
|
sCountOut <= (others => '0');
|
||
|
|
elsif rising_edge(clock) then
|
||
|
|
if up = '1' then
|
||
|
|
sCountOut <= sCountOut + 1;
|
||
|
|
elsif down = '1' then
|
||
|
|
sCountOut <= sCountOut - 1;
|
||
|
|
end if;
|
||
|
|
end if;
|
||
|
|
end process count;
|
||
|
|
|
||
|
|
countOut <= sCountOut after delay;
|
||
|
|
|
||
|
|
END ARCHITECTURE RTL;
|