1
0
mirror of https://github.com/Klagarge/Cursor.git synced 2024-11-26 11:13:27 +00:00

try to correct 1

This commit is contained in:
Rémi Heredero 2021-12-21 14:29:44 +01:00
parent f8fe936949
commit 39617b48f4
8 changed files with 153 additions and 171 deletions

View File

@ -1 +0,0 @@
DIALECT atom VHDL_2008

View File

@ -177,7 +177,7 @@ value "MARVIN"
)
(vvPair
variable "graphical_source_time"
value "13:35:14"
value "14:27:54"
)
(vvPair
variable "group"
@ -249,7 +249,7 @@ value "compteurt"
)
(vvPair
variable "time"
value "13:35:14"
value "14:27:54"
)
(vvPair
variable "unit"
@ -2306,11 +2306,11 @@ tm "BdCompilerDirectivesTextMgr"
associable 1
)
windowSize "0,24,1537,960"
viewArea "-41081,-16948,59139,44914"
viewArea "-21080,-16900,79713,45316"
cachedDiagramExtent "-6200,-7000,68800,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-7000,-49000"
lastUid 736,0
lastUid 834,0
defaultCommentText (CommentText
shape (Rectangle
layer 0

View File

@ -30,7 +30,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 79,0
suid 91,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -76,10 +76,10 @@ decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 74,0
suid 86,0
)
)
uid 994,0
uid 1124,0
)
*15 (LogPort
port (LogicalPort
@ -88,10 +88,10 @@ decl (Decl
n "en"
t "std_ulogic"
o 7
suid 75,0
suid 87,0
)
)
uid 996,0
uid 1126,0
)
*16 (LogPort
port (LogicalPort
@ -102,10 +102,10 @@ n "position20bit"
t "unsigned"
b "(19 DOWNTO 0)"
o 10
suid 76,0
suid 88,0
)
)
uid 998,0
uid 1128,0
)
*17 (LogPort
port (LogicalPort
@ -114,10 +114,10 @@ decl (Decl
n "RaZ"
t "std_ulogic"
o 1
suid 77,0
suid 89,0
)
)
uid 1000,0
uid 1130,0
)
*18 (LogPort
port (LogicalPort
@ -126,10 +126,10 @@ decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 78,0
suid 90,0
)
)
uid 1002,0
uid 1132,0
)
*19 (LogPort
port (LogicalPort
@ -138,10 +138,10 @@ decl (Decl
n "upnotdown"
t "std_uLogic"
o 5
suid 79,0
suid 91,0
)
)
uid 1004,0
uid 1134,0
)
]
)
@ -197,37 +197,37 @@ uid 113,0
litem &14
pos 0
dimension 20
uid 995,0
uid 1125,0
)
*26 (MRCItem
litem &15
pos 1
dimension 20
uid 997,0
uid 1127,0
)
*27 (MRCItem
litem &16
pos 2
dimension 20
uid 999,0
uid 1129,0
)
*28 (MRCItem
litem &17
pos 3
dimension 20
uid 1001,0
uid 1131,0
)
*29 (MRCItem
litem &18
pos 4
dimension 20
uid 1003,0
uid 1133,0
)
*30 (MRCItem
litem &19
pos 5
dimension 20
uid 1005,0
uid 1135,0
)
]
)
@ -554,7 +554,7 @@ value "MARVIN"
)
(vvPair
variable "graphical_source_time"
value "13:35:14"
value "14:27:14"
)
(vvPair
variable "group"
@ -626,7 +626,7 @@ value "interface"
)
(vvPair
variable "time"
value "13:35:14"
value "14:27:14"
)
(vvPair
variable "unit"
@ -661,10 +661,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*64 (CptPort
uid 964,0
uid 1094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 965,0
uid 1095,0
ro 90
va (VaSet
vasetType 1
@ -673,11 +673,11 @@ fg "0,65535,0"
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 966,0
uid 1096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 967,0
uid 1097,0
va (VaSet
font "Verdana,12,0"
)
@ -688,13 +688,10 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 968,0
uid 1098,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,63500,4000"
st "clock : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -702,15 +699,15 @@ decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 74,0
suid 86,0
)
)
)
*65 (CptPort
uid 969,0
uid 1099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 970,0
uid 1100,0
ro 90
va (VaSet
vasetType 1
@ -719,11 +716,11 @@ fg "0,65535,0"
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 971,0
uid 1101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 972,0
uid 1102,0
va (VaSet
font "Verdana,12,0"
)
@ -734,13 +731,10 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 973,0
uid 1103,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,63500,4800"
st "en : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -748,15 +742,15 @@ decl (Decl
n "en"
t "std_ulogic"
o 7
suid 75,0
suid 87,0
)
)
)
*66 (CptPort
uid 974,0
uid 1104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 975,0
uid 1105,0
ro 90
va (VaSet
vasetType 1
@ -765,11 +759,11 @@ fg "0,65535,0"
xt "33000,10625,33750,11375"
)
tg (CPTG
uid 976,0
uid 1106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 977,0
uid 1107,0
va (VaSet
font "Verdana,12,0"
)
@ -781,13 +775,10 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 978,0
uid 1108,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,68500,7200"
st "position20bit : OUT unsigned (19 DOWNTO 0)
"
)
thePort (LogicalPort
lang 11
@ -797,15 +788,15 @@ n "position20bit"
t "unsigned"
b "(19 DOWNTO 0)"
o 10
suid 76,0
suid 88,0
)
)
)
*67 (CptPort
uid 979,0
uid 1109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 980,0
uid 1110,0
ro 90
va (VaSet
vasetType 1
@ -814,11 +805,11 @@ fg "0,65535,0"
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 981,0
uid 1111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 982,0
uid 1112,0
va (VaSet
font "Verdana,12,0"
)
@ -829,13 +820,10 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 983,0
uid 1113,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,63500,3200"
st "RaZ : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -843,15 +831,15 @@ decl (Decl
n "RaZ"
t "std_ulogic"
o 1
suid 77,0
suid 89,0
)
)
)
*68 (CptPort
uid 984,0
uid 1114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 985,0
uid 1115,0
ro 90
va (VaSet
vasetType 1
@ -860,11 +848,11 @@ fg "0,65535,0"
xt "14250,21625,15000,22375"
)
tg (CPTG
uid 986,0
uid 1116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 987,0
uid 1117,0
va (VaSet
font "Verdana,12,0"
)
@ -875,13 +863,10 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 988,0
uid 1118,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,63500,5600"
st "reset : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -889,15 +874,15 @@ decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 78,0
suid 90,0
)
)
)
*69 (CptPort
uid 989,0
uid 1119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 990,0
uid 1120,0
ro 90
va (VaSet
vasetType 1
@ -906,11 +891,11 @@ fg "0,65535,0"
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 991,0
uid 1121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 992,0
uid 1122,0
va (VaSet
font "Verdana,12,0"
)
@ -921,13 +906,10 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 993,0
uid 1123,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,63500,6400"
st "upnotdown : IN std_uLogic ;
"
)
thePort (LogicalPort
lang 11
@ -935,7 +917,7 @@ decl (Decl
n "upnotdown"
t "std_uLogic"
o 5
suid 79,0
suid 91,0
)
)
)
@ -1649,6 +1631,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1005,0
lastUid 1135,0
activeModelName "Symbol:CDM"
)

View File

@ -190,7 +190,7 @@ value "MARVIN"
)
(vvPair
variable "graphical_source_time"
value "13:28:34"
value "14:27:13"
)
(vvPair
variable "group"
@ -262,7 +262,7 @@ value "struct"
)
(vvPair
variable "time"
value "13:28:34"
value "14:27:13"
)
(vvPair
variable "unit"
@ -1132,7 +1132,7 @@ lang 11
m 1
decl (Decl
n "Qi"
t "integer"
t "unsigned"
b "(3 DOWNTO 0)"
o 6
suid 3,0
@ -1475,7 +1475,7 @@ lang 11
m 1
decl (Decl
n "Qi"
t "integer"
t "unsigned"
b "(3 DOWNTO 0)"
o 6
)
@ -1813,7 +1813,7 @@ lang 11
m 1
decl (Decl
n "Qi"
t "integer"
t "unsigned"
b "(3 DOWNTO 0)"
o 6
)
@ -2151,7 +2151,7 @@ lang 11
m 1
decl (Decl
n "Qi"
t "integer"
t "unsigned"
b "(3 DOWNTO 0)"
o 6
)
@ -2489,7 +2489,7 @@ lang 11
m 1
decl (Decl
n "Qi"
t "integer"
t "unsigned"
b "(3 DOWNTO 0)"
o 6
)
@ -2960,7 +2960,7 @@ uid 1439,0
lang 11
decl (Decl
n "position20bit"
t "std_ulogic_vector"
t "unsigned"
b "(19 DOWNTO 0)"
o 10
suid 25,0
@ -2970,8 +2970,8 @@ uid 1440,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6400,47000,7200"
st "position20bit : std_ulogic_vector(19 DOWNTO 0)
xt "22000,6400,42000,7200"
st "position20bit : unsigned(19 DOWNTO 0)
"
)
)
@ -4561,11 +4561,11 @@ tm "BdCompilerDirectivesTextMgr"
associable 1
)
windowSize "0,24,1537,960"
viewArea "7700,-4800,87549,42780"
viewArea "7700,-9700,87549,39588"
cachedDiagramExtent "-9000,0,73100,118400"
hasePageBreakOrigin 1
pageBreakOrigin "-10000,0"
lastUid 1521,0
lastUid 1679,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
@ -5749,7 +5749,7 @@ lang 11
m 1
decl (Decl
n "position20bit"
t "std_ulogic_vector"
t "unsigned"
b "(19 DOWNTO 0)"
o 10
suid 25,0
@ -6086,5 +6086,5 @@ vaOverrides [
uid 178,0
type 1
)
activeModelName "BlockDiag:CDM"
activeModelName "BlockDiag"
)

View File

@ -139,7 +139,7 @@ value "MARVIN"
)
(vvPair
variable "graphical_source_time"
value "13:28:54"
value "14:27:52"
)
(vvPair
variable "group"
@ -211,7 +211,7 @@ value "fsm"
)
(vvPair
variable "time"
value "13:28:54"
value "14:27:52"
)
(vvPair
variable "unit"
@ -2306,8 +2306,8 @@ tm "SmCompilerDirectivesTextMgr"
]
associable 1
)
windowSize "76,33,1263,960"
viewArea "18600,-4700,76140,41560"
windowSize "76,33,1264,960"
viewArea "18600,-4700,76200,41560"
cachedDiagramExtent "0,-1000,86600,47000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-2000"
@ -2682,7 +2682,7 @@ stateOrder [
name "csm"
)
]
lastUid 424,0
lastUid 453,0
commonDM (CommonDM
ldm (LogicalDM
emptyRow *61 (LEmptyRow
@ -2745,7 +2745,7 @@ port (LogicalPort
lang 11
decl (Decl
n "position20bit"
t "std_ulogic_vector"
t "unsigned"
b "(19 DOWNTO 0)"
o 3
)

View File

@ -30,7 +30,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 46,0
suid 56,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -76,10 +76,10 @@ decl (Decl
n "clk"
t "unsigned"
o 10
suid 42,0
suid 52,0
)
)
uid 719,0
uid 858,0
)
*15 (LogPort
port (LogicalPort
@ -88,10 +88,10 @@ decl (Decl
n "en"
t "std_ulogic"
o 7
suid 43,0
suid 53,0
)
)
uid 721,0
uid 860,0
)
*16 (LogPort
port (LogicalPort
@ -102,10 +102,10 @@ n "Position"
t "unsigned"
b "(15 DOWNTO 0)"
o 6
suid 44,0
suid 54,0
)
)
uid 723,0
uid 862,0
)
*17 (LogPort
port (LogicalPort
@ -115,10 +115,10 @@ n "position20bit"
t "unsigned"
b "(19 DOWNTO 0)"
o 10
suid 45,0
suid 55,0
)
)
uid 725,0
uid 864,0
)
*18 (LogPort
port (LogicalPort
@ -127,10 +127,10 @@ decl (Decl
n "rst"
t "unsigned"
o 11
suid 46,0
suid 56,0
)
)
uid 727,0
uid 866,0
)
]
)
@ -186,31 +186,31 @@ uid 85,0
litem &14
pos 0
dimension 20
uid 720,0
uid 859,0
)
*25 (MRCItem
litem &15
pos 1
dimension 20
uid 722,0
uid 861,0
)
*26 (MRCItem
litem &16
pos 2
dimension 20
uid 724,0
uid 863,0
)
*27 (MRCItem
litem &17
pos 3
dimension 20
uid 726,0
uid 865,0
)
*28 (MRCItem
litem &18
pos 4
dimension 20
uid 728,0
uid 867,0
)
]
)
@ -537,7 +537,7 @@ value "MARVIN"
)
(vvPair
variable "graphical_source_time"
value "13:35:14"
value "14:27:54"
)
(vvPair
variable "group"
@ -609,7 +609,7 @@ value "interface"
)
(vvPair
variable "time"
value "13:35:14"
value "14:27:54"
)
(vvPair
variable "unit"
@ -644,10 +644,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*62 (CptPort
uid 694,0
uid 833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
uid 834,0
ro 90
va (VaSet
vasetType 1
@ -656,11 +656,11 @@ fg "0,65535,0"
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 696,0
uid 835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
uid 836,0
va (VaSet
font "Verdana,12,0"
)
@ -671,7 +671,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 698,0
uid 837,0
va (VaSet
font "Courier New,8,0"
)
@ -685,15 +685,15 @@ decl (Decl
n "clk"
t "unsigned"
o 10
suid 42,0
suid 52,0
)
)
)
*63 (CptPort
uid 699,0
uid 838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 700,0
uid 839,0
ro 180
va (VaSet
vasetType 1
@ -702,11 +702,11 @@ fg "0,65535,0"
xt "17625,5250,18375,6000"
)
tg (CPTG
uid 701,0
uid 840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 702,0
uid 841,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -719,7 +719,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 703,0
uid 842,0
va (VaSet
font "Courier New,8,0"
)
@ -733,15 +733,15 @@ decl (Decl
n "en"
t "std_ulogic"
o 7
suid 43,0
suid 53,0
)
)
)
*64 (CptPort
uid 704,0
uid 843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 705,0
uid 844,0
ro 90
va (VaSet
vasetType 1
@ -750,11 +750,11 @@ fg "0,65535,0"
xt "23000,8625,23750,9375"
)
tg (CPTG
uid 706,0
uid 845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 707,0
uid 846,0
va (VaSet
font "Verdana,12,0"
)
@ -766,7 +766,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 708,0
uid 847,0
va (VaSet
font "Courier New,8,0"
)
@ -782,15 +782,15 @@ n "Position"
t "unsigned"
b "(15 DOWNTO 0)"
o 6
suid 44,0
suid 54,0
)
)
)
*65 (CptPort
uid 709,0
uid 848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 710,0
uid 849,0
ro 90
va (VaSet
vasetType 1
@ -799,11 +799,11 @@ fg "0,65535,0"
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 711,0
uid 850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 712,0
uid 851,0
va (VaSet
font "Verdana,12,0"
)
@ -814,7 +814,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 713,0
uid 852,0
va (VaSet
font "Courier New,8,0"
)
@ -829,15 +829,15 @@ n "position20bit"
t "unsigned"
b "(19 DOWNTO 0)"
o 10
suid 45,0
suid 55,0
)
)
)
*66 (CptPort
uid 714,0
uid 853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
uid 854,0
ro 90
va (VaSet
vasetType 1
@ -846,11 +846,11 @@ fg "0,65535,0"
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 716,0
uid 855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
uid 856,0
va (VaSet
font "Verdana,12,0"
)
@ -861,7 +861,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 718,0
uid 857,0
va (VaSet
font "Courier New,8,0"
)
@ -875,7 +875,7 @@ decl (Decl
n "rst"
t "unsigned"
o 11
suid 46,0
suid 56,0
)
)
)
@ -1589,6 +1589,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 728,0
lastUid 867,0
activeModelName "Symbol:CDM"
)

View File

@ -78,23 +78,23 @@ value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hdl"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.info"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.user"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds"
)
(vvPair
variable "appl"
@ -114,11 +114,11 @@ value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
)
(vvPair
variable "date"
@ -162,7 +162,7 @@ value "struct"
)
(vvPair
variable "graphical_source_author"
value "Simon"
value "remi"
)
(vvPair
variable "graphical_source_date"
@ -174,11 +174,11 @@ value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "PC-SDM"
value "MARVIN"
)
(vvPair
variable "graphical_source_time"
value "13:58:56"
value "14:28:55"
)
(vvPair
variable "group"
@ -186,7 +186,7 @@ value "UNKNOWN"
)
(vvPair
variable "host"
value "PC-SDM"
value "MARVIN"
)
(vvPair
variable "language"
@ -222,11 +222,11 @@ value "d
)
(vvPair
variable "p"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
value "C:\\Users\\remi\\OneDrive\\Documents\\Cours\\05-HEVS\\S1fb\\electricity\\1-EIN\\project\\cursor\\HDLdesigner\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
)
(vvPair
variable "package_name"
@ -302,7 +302,7 @@ value "struct"
)
(vvPair
variable "time"
value "13:58:56"
value "14:28:55"
)
(vvPair
variable "unit"
@ -310,7 +310,7 @@ value "cursor_tb"
)
(vvPair
variable "user"
value "Simon"
value "remi"
)
(vvPair
variable "version"
@ -1266,7 +1266,7 @@ m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 DOWNTO 0)"
b "(1 TO testLineNb)"
o 21
suid 8,0
)
@ -1552,9 +1552,10 @@ blo "40000,45500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "button4"
t "std_uLogic"
t "std_ulogic"
o 1
suid 16,0
)
@ -2530,8 +2531,8 @@ tm "BdCompilerDirectivesTextMgr"
]
associable 1
)
windowSize "0,0,1715,1119"
viewArea "-8938,13684,103005,88288"
windowSize "0,0,1537,960"
viewArea "-8900,13700,104983,86084"
cachedDiagramExtent "-7000,-1400,102000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
@ -2558,7 +2559,7 @@ boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 5517,0
lastUid 5570,0
defaultCommentText (CommentText
shape (Rectangle
layer 0

View File

@ -6208,7 +6208,7 @@ yPos 0
width 1552
height 936
activeSidePanelTab 2
activeLibraryTab 3
activeLibraryTab 2
sidePanelSize 278
showUnixHiddenFiles 0
componentBrowserXpos 158