mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-07-29 19:14:00 +00:00
5 lines
96 B
VHDL
5 lines
96 B
VHDL
ARCHITECTURE sim OF bufferLogicVector IS
|
|
BEGIN
|
|
out1 <= in1 after delay;
|
|
END ARCHITECTURE sim;
|