mirror of
https://github.com/Klagarge/Cursor.git
synced 2024-11-26 19:23:27 +00:00
6 lines
171 B
VHDL
6 lines
171 B
VHDL
ARCHITECTURE sim OF tristateBufferULogicVector IS
|
|
BEGIN
|
|
out1 <= std_logic_vector(in1) after delay when OE = '1' else (others => 'Z') after delay;
|
|
END ARCHITECTURE sim;
|
|
|