8 lines
74 B
VHDL
8 lines
74 B
VHDL
|
ARCHITECTURE sim OF buff IS
|
||
|
|
BEGIN
|
||
|
|
|
||
|
|
out1 <= in1;
|
||
|
|
|
||
|
|
END ARCHITECTURE sim;
|
||
|
|
|