8 lines
130 B
VHDL
8 lines
130 B
VHDL
|
ARCHITECTURE studentVersion OF pipelineAdder IS
|
||
|
|
BEGIN
|
||
|
|
|
||
|
|
sum <= (others => '0');
|
||
|
|
cOut <= '0';
|
||
|
|
|
||
|
|
END ARCHITECTURE studentVersion;
|