30 lines
736 B
Plaintext
30 lines
736 B
Plaintext
-- VHDL Entity DigitalToAnalogConverter_test.DAC_tester.interface
|
|
--
|
|
-- Created:
|
|
-- by - axel.amand.UNKNOWN (WE7860)
|
|
-- at - 14:43:18 28.04.2023
|
|
--
|
|
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
|
|
--
|
|
LIBRARY ieee;
|
|
USE ieee.std_logic_1164.all;
|
|
USE ieee.numeric_std.ALL;
|
|
|
|
ENTITY DAC_tester IS
|
|
GENERIC(
|
|
signalBitNb : positive := 16;
|
|
clockFrequency : real := 60.0E6
|
|
);
|
|
PORT(
|
|
lowpassOut : IN unsigned (signalBitNb-1 DOWNTO 0);
|
|
serialOut : IN std_ulogic;
|
|
clock : OUT std_ulogic;
|
|
parallelIn : OUT unsigned (signalBitNb-1 DOWNTO 0);
|
|
reset : OUT std_ulogic
|
|
);
|
|
|
|
-- Declarations
|
|
|
|
END DAC_tester ;
|
|
|