1
0
SEm-Labos/Libs/RiscV/NEORV32/sw/example/bitmanip_test
github-classroom[bot] d212040c30
Initial commit
2024-02-23 13:01:05 +00:00
..
makefile Initial commit 2024-02-23 13:01:05 +00:00
neorv32_b_extension_intrinsics.h Initial commit 2024-02-23 13:01:05 +00:00
README.md Initial commit 2024-02-23 13:01:05 +00:00

NEORV32 Bit-Manipulation B Extension

⚠️ The RISC-V bit-manipulation extension is frozen but not yet officially ratified.

⚠️ The NEORV32 bit manipulation extensions B only supports the Zbb and Zba sub-extension (basic bit-manipulation operation) yet.

The provided test program main.c verifies all currently implemented instruction by checking the results against a pure-software emulation model. The emulation functions as well as the available intrinsics for the sub-extension are located in neorv32_b_extension_intrinsics.h.

More information regarding the RISC-V bit manipulation extension can be found in the officail GitHub repo: github.com/riscv/riscv-bitmanip. The specification of the bit-manipulation spec supported by the NEORV32 can be found in docs/references/bitmanip-draft.pdf.