Klagarge/SEm-Labos
Archived
1
0
Fork 0
Code Activity

Initial commit

Browse Source
This commit is contained in:
github-classroom[bot]
2024-02-23 13:01:05 +00:00
committed by GitHub
commit d212040c30
1914 changed files with 1290006 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32e_unratified/C/Makefile.include Normal file
View File

@ -0,0 +1,6 @@
NEORV32_MARCH ?= rv32ec
NEORV32_MABI ?= ilp32e
NEORV32_CPU_EXTENSION_RISCV_C ?= true
NEORV32_CPU_EXTENSION_RISCV_E ?= true
include $(NEORV32_ROOT)/sw/isa-test/common.mk

5
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32e_unratified/E/Makefile.include Normal file
View File

@ -0,0 +1,5 @@
NEORV32_MARCH ?= rv32e
NEORV32_MABI ?= ilp32e
NEORV32_CPU_EXTENSION_RISCV_E ?= true
include $(NEORV32_ROOT)/sw/isa-test/common.mk

6
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32e_unratified/M/Makefile.include Normal file
View File

@ -0,0 +1,6 @@
NEORV32_MARCH ?= rv32em
NEORV32_MABI ?= ilp32e
NEORV32_CPU_EXTENSION_RISCV_E ?= true
NEORV32_CPU_EXTENSION_RISCV_M ?= true
include $(NEORV32_ROOT)/sw/isa-test/common.mk

4
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32i_m/C/Makefile.include Normal file
View File

@ -0,0 +1,4 @@
NEORV32_MARCH ?= rv32ic
NEORV32_CPU_EXTENSION_RISCV_C ?= true
include $(NEORV32_ROOT)/sw/isa-test/common.mk

1
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32i_m/I/Makefile.include Normal file
View File

@ -0,0 +1 @@
include $(NEORV32_ROOT)/sw/isa-test/common.mk

4
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32i_m/M/Makefile.include Normal file
View File

@ -0,0 +1,4 @@
NEORV32_MARCH ?= rv32im
NEORV32_CPU_EXTENSION_RISCV_M ?= true
include $(NEORV32_ROOT)/sw/isa-test/common.mk

6
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32i_m/Zifencei/Makefile.include Normal file
View File

@ -0,0 +1,6 @@
NEORV32_MARCH ?= rv32im
NEORV32_LINK ?= link.imem_ram.ld
NEORV32_MEM_INT_IMEM_SIZE ?= '16384'
NEORV32_CPU_EXTENSION_RISCV_ZIFENCEI ?= true
include $(NEORV32_ROOT)/sw/isa-test/common.mk

3
Libs/RiscV/NEORV32/sw/isa-test/port-neorv32/device/rv32i_m/privilege/Makefile.include Normal file
View File

@ -0,0 +1,3 @@
NEORV32_CPU_EXTENSION_RISCV_C ?= true
include $(NEORV32_ROOT)/sw/isa-test/common.mk