purpl3F0xandClaude Opus 5.5 6b861553b7 Pack and center Verilog block ports with automatic spacing ...

- Add `ports-align` ("center" by default, "top", "bottom", or "spread" for
  the previous evenly spread layout) and `ports-pitch` to `verilog.block`.
- Packed layouts use minimal margins, only reserving room for the module
  name and north/south ports, and size the block to the busiest side.
- The automatic height now also adapts to custom `ports-margins`.
- Regenerate the gallery image and the manual.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
Signed-off-by: Stavros Avramidis <stavros9899@gmail.com>

2026-11-03 13:31:07 +02:00

..

axi_demo.v

Add APB support

2026-11-03 13:03:22 +02:00

platypus.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

platypus.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

test2.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

test2.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

test3.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

test3.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

test4.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

test4.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

test5.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

test5.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

test6.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

test6.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

test7.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

test7.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

test.png

chore: update gallery examples

2026-06-30 19:15:26 +02:00

test.typ

chore: use preview import paths in examples

2026-06-30 21:40:09 +02:00

verilog.png

Pack and center Verilog block ports with automatic spacing

2026-11-03 13:31:07 +02:00

verilog.typ

Add Verilog parsing and rendering support

2026-09-10 12:17:54 +01:00