84 lines
1.6 KiB
Plaintext
84 lines
1.6 KiB
Plaintext
#import "@preview/cetz:0.2.2": draw
|
|
#import "../src/lib.typ": circuit, element, util, wire
|
|
|
|
#set page(width: auto, height: auto, margin: .5cm)
|
|
|
|
#circuit({
|
|
element.block(
|
|
x: 0, y: 0, w: 2, h: 3, id: "block",
|
|
name: "Test",
|
|
ports: (
|
|
east: (
|
|
(id: "out0"),
|
|
(id: "out1"),
|
|
(id: "out2"),
|
|
)
|
|
)
|
|
)
|
|
element.gate-and(
|
|
x: 4, y: 0, w: 2, h: 2, id: "and1",
|
|
inverted: ("in1")
|
|
)
|
|
element.gate-or(
|
|
x: 7, y: 0, w: 2, h: 2, id: "or1",
|
|
inverted: ("in0", "out")
|
|
)
|
|
|
|
wire.wire(
|
|
"w1",
|
|
("block-port-out0", "and1-port-in0"),
|
|
style: "dodge",
|
|
dodge-y: 3,
|
|
dodge-margins: (20%, 20%)
|
|
)
|
|
wire.wire(
|
|
"w2",
|
|
("block-port-out1", "and1-port-in1"),
|
|
style: "zigzag"
|
|
)
|
|
wire.wire(
|
|
"w3",
|
|
("and1-port-out", "or1-port-in0")
|
|
)
|
|
|
|
element.gate-and(
|
|
x: 11, y: 0, w: 2, h: 2, id: "and2", inputs: 3,
|
|
inverted: ("in0", "in2")
|
|
)
|
|
for i in range(3) {
|
|
wire.stub("and2-port-in"+str(i), "west")
|
|
}
|
|
|
|
element.gate-xor(
|
|
x: 14, y: 0, w: 2, h: 2, id: "xor",
|
|
inverted: ("in1")
|
|
)
|
|
|
|
element.gate-buf(
|
|
x: 0, y: -3, w: 2, h: 2, id: "buf"
|
|
)
|
|
element.gate-not(
|
|
x: 0, y: -6, w: 2, h: 2, id: "not"
|
|
)
|
|
|
|
element.gate-and(
|
|
x: 3, y: -3, w: 2, h: 2, id: "and"
|
|
)
|
|
element.gate-nand(
|
|
x: 3, y: -6, w: 2, h: 2, id: "nand"
|
|
)
|
|
|
|
element.gate-or(
|
|
x: 6, y: -3, w: 2, h: 2, id: "or"
|
|
)
|
|
element.gate-nor(
|
|
x: 6, y: -6, w: 2, h: 2, id: "nor"
|
|
)
|
|
|
|
element.gate-xor(
|
|
x: 9, y: -3, w: 2, h: 2, id: "xor"
|
|
)
|
|
element.gate-xnor(
|
|
x: 9, y: -6, w: 2, h: 2, id: "xnor"
|
|
)
|
|
}) |