mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-08-02 13:03:09 +00:00
Initial commit
This commit is contained in:
22
Cursor_test/hdl/divider_tester_test.vhd
Normal file
22
Cursor_test/hdl/divider_tester_test.vhd
Normal file
@@ -0,0 +1,22 @@
|
||||
ARCHITECTURE test OF divider_tester IS
|
||||
|
||||
constant clockFrequency: real := 66.0E6;
|
||||
constant clockPeriod: time := 1.0/clockFrequency * 1 sec;
|
||||
signal sClock: std_uLogic := '1';
|
||||
|
||||
BEGIN
|
||||
|
||||
reset <= '1', '0' after clockPeriod/4;
|
||||
|
||||
sClock <= not sClock after clockPeriod/2;
|
||||
clock <= sClock after clockPeriod/10;
|
||||
|
||||
testMode <= '1', '0' after 10000*clockPeriod;
|
||||
|
||||
-- start <= '0',
|
||||
-- '1' after 210 us,
|
||||
-- '0' after 210 us + clockPeriod,
|
||||
-- '1' after 2.1 ms,
|
||||
-- '0' after 2.1 ms + clockPeriod;
|
||||
|
||||
END ARCHITECTURE test;
|
Reference in New Issue
Block a user