Klagarge/Cursor
1
0
Fork 0
mirror of https://github.com/Klagarge/Cursor.git synced 2025-06-26 04:12:31 +00:00
Code Issues Activity

Initial commit

Browse Source
This commit is contained in:
Rémi Heredero
2021-11-24 10:50:51 +01:00
commit c7ba678fbb
961 changed files with 501515 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
Libs/IO/hdl/tristateBufferSigned_sim.vhd Normal file
View File

@ -0,0 +1,5 @@
ARCHITECTURE sim OF tristateBufferSigned IS
BEGIN
out1 <= in1 after delay when OE = '1' else (others => 'Z') after delay;
END ARCHITECTURE sim;

5
Libs/IO/hdl/tristateBufferULogicVector_sim.vhd Normal file
View File

@ -0,0 +1,5 @@
ARCHITECTURE sim OF tristateBufferULogicVector IS
BEGIN
out1 <= std_logic_vector(in1) after delay when OE = '1' else (others => 'Z') after delay;
END ARCHITECTURE sim;

5
Libs/IO/hdl/tristateBufferULogic_sim.vhd Normal file
View File

@ -0,0 +1,5 @@
ARCHITECTURE sim OF tristateBufferULogic IS
BEGIN
out1 <= in1 after delay when OE = '1' else 'Z' after delay;
END ARCHITECTURE sim;

5
Libs/IO/hdl/tristateBufferUnsigned_sim.vhd Normal file
View File

@ -0,0 +1,5 @@
ARCHITECTURE sim OF tristateBufferUnsigned IS
BEGIN
out1 <= in1 after delay when OE = '1' else (others => 'Z') after delay;
END ARCHITECTURE sim;