1
0
mirror of https://github.com/Klagarge/Cursor.git synced 2024-11-26 11:13:27 +00:00

driver normalement fini

This commit is contained in:
SimoDonn 2021-12-17 09:44:01 +01:00
parent b8bb3a346d
commit e9ed18d222
63 changed files with 25104 additions and 3421 deletions

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

View File

@ -0,0 +1 @@
DIALECT atom VHDL_2008

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -90,7 +90,7 @@ port (LogicalPort
lang 11
decl (Decl
n "Power"
t "unsigned"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 1
suid 3,0
@ -477,11 +477,11 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@driver\\interface.info"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@driver\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@driver\\interface.user"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@driver\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
@ -493,7 +493,7 @@ value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
value "symbol"
)
(vvPair
variable "concat_file"
@ -513,19 +513,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\D
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -537,15 +537,15 @@ value "<TBD>"
)
(vvPair
variable "f"
value "interface"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "interface"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "interface"
value "symbol"
)
(vvPair
variable "graphical_source_author"
@ -553,7 +553,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -565,7 +565,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "16:07:46"
value "09:37:40"
)
(vvPair
variable "group"
@ -605,11 +605,11 @@ value "d
)
(vvPair
variable "p"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@driver\\interface"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@driver\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\Driver\\interface"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\Driver\\symbol.sb"
)
(vvPair
variable "package_name"
@ -625,19 +625,19 @@ value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "<TBD>"
value "sb"
)
(vvPair
variable "this_file"
value "interface"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "interface"
value "symbol"
)
(vvPair
variable "time"
value "16:07:46"
value "09:37:40"
)
(vvPair
variable "unit"
@ -653,7 +653,7 @@ value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
value "symbol"
)
(vvPair
variable "year"
@ -704,7 +704,8 @@ va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,60500,4800"
st "clock : IN std_ulogic ;"
st "clock : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -750,7 +751,8 @@ va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,60500,6400"
st "motorOn : OUT std_uLogic ;"
st "motorOn : OUT std_uLogic ;
"
)
thePort (LogicalPort
lang 11
@ -795,14 +797,15 @@ uid 65,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,66000,3200"
st "Power : IN unsigned (7 DOWNTO 0) ;"
xt "44000,2400,70500,3200"
st "Power : IN std_ulogic_vector (7 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Power"
t "unsigned"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 1
suid 3,0
@ -842,7 +845,8 @@ va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,60500,5600"
st "reset : IN std_ulogic ;"
st "reset : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -888,7 +892,8 @@ va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,60500,7200"
st "side1 : OUT std_uLogic ;"
st "side1 : OUT std_uLogic ;
"
)
thePort (LogicalPort
lang 11
@ -935,7 +940,8 @@ va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,59500,8000"
st "side2 : OUT std_uLogic "
st "side2 : OUT std_uLogic
"
)
thePort (LogicalPort
lang 11
@ -981,7 +987,8 @@ va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,60500,4000"
st "SideL : IN std_ulogic ;"
st "SideL : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -1364,7 +1371,7 @@ fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,47000,45300,48000"
xt "36200,47000,44900,48000"
st "
%library/%unit/%view
"
@ -1700,6 +1707,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 409,0
lastUid 639,0
activeModelName "Symbol:CDM"
)

View File

@ -142,19 +142,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\M
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -182,7 +182,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -194,7 +194,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "14:20:04"
value "09:37:10"
)
(vvPair
variable "group"
@ -266,7 +266,7 @@ value "struct"
)
(vvPair
variable "time"
value "14:20:04"
value "09:37:10"
)
(vvPair
variable "unit"
@ -392,7 +392,7 @@ uid 21,0
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 1,0
@ -501,7 +501,7 @@ uid 49,0
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 3,0
@ -521,7 +521,7 @@ uid 63,0
lang 11
decl (Decl
n "Power"
t "unsigned"
t "std_uLogic_vector"
b "(7 DOWNTO 0)"
o 8
suid 4,0
@ -1787,7 +1787,7 @@ lang 11
decl (Decl
n "sideL_acceleration"
t "std_ulogic"
o 23
o 26
suid 23,0
)
declText (MLText
@ -1803,9 +1803,9 @@ uid 535,0
lang 11
decl (Decl
n "power_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 19
o 22
suid 24,0
)
declText (MLText
@ -1822,7 +1822,7 @@ lang 11
decl (Decl
n "sideL_cruse"
t "std_ulogic"
o 24
o 27
suid 25,0
)
declText (MLText
@ -1838,9 +1838,8 @@ uid 539,0
lang 11
decl (Decl
n "power_cruse"
t "unsigned"
b "(7 DOWNTO 0)"
o 20
t "std_ulogic"
o 23
suid 26,0
)
declText (MLText
@ -1856,9 +1855,8 @@ uid 541,0
lang 11
decl (Decl
n "power_deceleration"
t "unsigned"
b "(7 DOWNTO 0)"
o 21
t "std_ulogic"
o 24
suid 27,0
)
declText (MLText
@ -1875,7 +1873,7 @@ lang 11
decl (Decl
n "sideL_deceleration"
t "std_ulogic"
o 25
o 28
suid 28,0
)
declText (MLText
@ -1891,9 +1889,9 @@ uid 555,0
lang 11
decl (Decl
n "sensor_bus"
t "unsigned"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 22
o 25
suid 30,0
)
declText (MLText
@ -1909,7 +1907,7 @@ uid 627,0
lang 11
decl (Decl
n "info_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 16
suid 34,0
@ -1927,7 +1925,7 @@ uid 629,0
lang 11
decl (Decl
n "info_cruse"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 17
suid 35,0
@ -1945,7 +1943,7 @@ uid 631,0
lang 11
decl (Decl
n "info_deceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 18
suid 36,0
@ -2095,7 +2093,7 @@ uid 892,0
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 43,0
)
@ -2112,7 +2110,7 @@ uid 902,0
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 44,0
)
@ -2210,8 +2208,8 @@ uid 1131,0
lang 11
decl (Decl
n "skip_acceleration"
t "unsigned"
o 26
t "std_ulogic"
o 29
suid 46,0
)
declText (MLText
@ -2308,9 +2306,9 @@ uid 1348,0
lang 11
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
o 19
suid 51,0
)
declText (MLText
@ -2326,9 +2324,9 @@ uid 1350,0
lang 11
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
o 20
suid 52,0
)
declText (MLText
@ -2344,9 +2342,9 @@ uid 1352,0
lang 11
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
o 21
suid 53,0
)
declText (MLText
@ -2433,8 +2431,8 @@ uid 20,0
va (VaSet
isHidden 1
)
xt "2000,-1200,10200,0"
st "button : (3:0)"
xt "2000,-1200,5900,0"
st "button"
blo "2000,-200"
tm "WireNameMgr"
)
@ -2642,8 +2640,8 @@ uid 48,0
va (VaSet
isHidden 1
)
xt "113000,41800,121000,43000"
st "Power : (7:0)"
xt "113000,41800,116700,43000"
st "Power"
blo "113000,42800"
tm "WireNameMgr"
)
@ -2657,43 +2655,6 @@ uid 72,0
va (VaSet
vasetType 3
)
xt "95000,22000,115000,22000"
pts [
"115000,22000"
"95000,22000"
]
)
start &9
end &38
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "114000,20800,116700,22000"
st "RaZ"
blo "114000,21800"
tm "WireNameMgr"
)
)
on &10
)
*100 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "35000,40000,114000,45000"
pts [
"114000,45000"
@ -2726,6 +2687,43 @@ tm "WireNameMgr"
)
on &16
)
*100 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "95000,22000,115000,22000"
pts [
"115000,22000"
"95000,22000"
]
)
start &9
end &38
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "114000,20800,116700,22000"
st "RaZ"
blo "114000,21800"
tm "WireNameMgr"
)
)
on &10
)
*101 (Wire
uid 85,0
optionalChildren [
@ -3157,7 +3155,6 @@ shape (OrthoPolyLine
uid 496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64000,28000,64000,34000"
pts [
@ -3169,7 +3166,6 @@ start &34
end &67
sat 2
eat 1
sty 1
st 0
sf 1
si 0
@ -3182,8 +3178,8 @@ uid 502,0
ro 270
va (VaSet
)
xt "62800,21700,64000,33000"
st "power_cruse : (7:0)"
xt "62800,25300,64000,33000"
st "power_cruse"
blo "63800,33000"
tm "WireNameMgr"
)
@ -3270,7 +3266,6 @@ shape (OrthoPolyLine
uid 526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,28000,91000,34000"
pts [
@ -3282,7 +3277,6 @@ start &38
end &67
sat 2
eat 1
sty 1
st 0
sf 1
si 0
@ -3295,8 +3289,8 @@ uid 532,0
ro 270
va (VaSet
)
xt "89800,17600,91000,33000"
st "power_deceleration : (7:0)"
xt "89800,21900,91000,33000"
st "power_deceleration"
blo "90800,33000"
tm "WireNameMgr"
)
@ -5151,12 +5145,12 @@ tm "BdCompilerDirectivesTextMgr"
]
associable 1
)
windowSize "0,0,1715,1119"
viewArea "-7960,-26360,111000,52920"
windowSize "0,24,1715,1143"
viewArea "-8000,-26400,110960,50640"
cachedDiagramExtent "-10000,-20200,128400,50000"
hasePageBreakOrigin 1
pageBreakOrigin "-82000,-49000"
lastUid 1644,0
lastUid 1831,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
@ -6243,7 +6237,7 @@ port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 3,0
@ -6256,7 +6250,7 @@ port (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 1,0
@ -6303,7 +6297,7 @@ lang 11
m 1
decl (Decl
n "Power"
t "unsigned"
t "std_uLogic_vector"
b "(7 DOWNTO 0)"
o 8
suid 4,0
@ -6370,7 +6364,7 @@ m 4
decl (Decl
n "sideL_acceleration"
t "std_ulogic"
o 23
o 26
suid 23,0
)
)
@ -6382,9 +6376,9 @@ lang 11
m 4
decl (Decl
n "power_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 19
o 22
suid 24,0
)
)
@ -6397,7 +6391,7 @@ m 4
decl (Decl
n "sideL_cruse"
t "std_ulogic"
o 24
o 27
suid 25,0
)
)
@ -6409,9 +6403,8 @@ lang 11
m 4
decl (Decl
n "power_cruse"
t "unsigned"
b "(7 DOWNTO 0)"
o 20
t "std_ulogic"
o 23
suid 26,0
)
)
@ -6423,9 +6416,8 @@ lang 11
m 4
decl (Decl
n "power_deceleration"
t "unsigned"
b "(7 DOWNTO 0)"
o 21
t "std_ulogic"
o 24
suid 27,0
)
)
@ -6438,7 +6430,7 @@ m 4
decl (Decl
n "sideL_deceleration"
t "std_ulogic"
o 25
o 28
suid 28,0
)
)
@ -6450,9 +6442,9 @@ lang 11
m 4
decl (Decl
n "sensor_bus"
t "unsigned"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 22
o 25
suid 30,0
)
)
@ -6464,7 +6456,7 @@ lang 11
m 4
decl (Decl
n "info_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 16
suid 34,0
@ -6478,7 +6470,7 @@ lang 11
m 4
decl (Decl
n "info_cruse"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 17
suid 35,0
@ -6492,7 +6484,7 @@ lang 11
m 4
decl (Decl
n "info_deceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 18
suid 36,0
@ -6544,7 +6536,7 @@ port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 43,0
)
@ -6556,7 +6548,7 @@ port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 44,0
)
@ -6569,8 +6561,8 @@ lang 11
m 4
decl (Decl
n "skip_acceleration"
t "unsigned"
o 26
t "std_ulogic"
o 29
suid 46,0
)
)
@ -6582,9 +6574,9 @@ lang 11
m 4
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
o 19
suid 51,0
)
)
@ -6596,9 +6588,9 @@ lang 11
m 4
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
o 20
suid 52,0
)
)
@ -6610,9 +6602,9 @@ lang 11
m 4
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
o 21
suid 53,0
)
)
@ -7086,5 +7078,5 @@ vaOverrides [
uid 274,0
type 1
)
activeModelName "BlockDiag"
activeModelName "BlockDiag:CDM"
)

View File

@ -65,9 +65,9 @@ port (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 25
o 2
suid 75,0
)
)
@ -78,8 +78,8 @@ port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
o 28
t "std_ulogic"
o 3
suid 76,0
)
)
@ -90,9 +90,9 @@ port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 23
o 1
suid 77,0
)
)
@ -104,9 +104,9 @@ lang 11
m 1
decl (Decl
n "Power"
t "unsigned"
t "std_uLogic_vector"
b "(7 DOWNTO 0)"
o 26
o 8
suid 78,0
)
)
@ -119,7 +119,7 @@ m 1
decl (Decl
n "RaZ"
t "std_ulogic"
o 24
o 9
suid 79,0
)
)
@ -130,8 +130,8 @@ port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
o 29
t "std_ulogic"
o 4
suid 80,0
)
)
@ -142,7 +142,7 @@ port (LogicalPort
decl (Decl
n "sensor1"
t "std_uLogic"
o 10
o 5
suid 81,0
)
)
@ -153,7 +153,7 @@ port (LogicalPort
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
o 6
suid 82,0
)
)
@ -166,7 +166,7 @@ m 1
decl (Decl
n "SideL"
t "std_ulogic"
o 27
o 10
suid 83,0
)
)
@ -177,7 +177,7 @@ port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 12
o 7
suid 84,0
)
)
@ -190,7 +190,7 @@ decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 21
o 11
suid 85,0
)
)
@ -203,7 +203,7 @@ m 1
decl (Decl
n "unlock"
t "std_ulogic"
o 26
o 12
suid 86,0
)
)
@ -568,11 +568,11 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@main\\interface.info"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@main\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@main\\interface.user"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@main\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
@ -584,7 +584,7 @@ value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
value "symbol"
)
(vvPair
variable "concat_file"
@ -604,19 +604,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\M
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -628,15 +628,15 @@ value "<TBD>"
)
(vvPair
variable "f"
value "interface"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "interface"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "interface"
value "symbol"
)
(vvPair
variable "graphical_source_author"
@ -644,7 +644,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -656,7 +656,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "16:07:53"
value "09:37:10"
)
(vvPair
variable "group"
@ -696,11 +696,11 @@ value "d
)
(vvPair
variable "p"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@main\\interface"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\@main\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\Main\\interface"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\Main\\symbol.sb"
)
(vvPair
variable "package_name"
@ -716,19 +716,19 @@ value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "<TBD>"
value "sb"
)
(vvPair
variable "this_file"
value "interface"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "interface"
value "symbol"
)
(vvPair
variable "time"
value "16:07:53"
value "09:37:10"
)
(vvPair
variable "unit"
@ -744,7 +744,7 @@ value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
value "symbol"
)
(vvPair
variable "year"
@ -794,17 +794,17 @@ uid 883,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,66500,4000"
st "button : IN unsigned (3 DOWNTO 0) ;
xt "44000,3200,71000,4000"
st "button : IN std_uLogic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 25
o 2
suid 75,0
)
)
@ -841,16 +841,16 @@ uid 888,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,60000,4800"
st "clk : IN unsigned ;
xt "44000,4000,61000,4800"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
o 28
t "std_ulogic"
o 3
suid 76,0
)
)
@ -887,17 +887,17 @@ uid 893,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,67000,3200"
st "Position : IN unsigned (15 DOWNTO 0) ;
xt "44000,2400,71500,3200"
st "Position : IN std_uLogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 23
o 1
suid 77,0
)
)
@ -935,8 +935,8 @@ uid 898,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,66500,8800"
st "Power : OUT unsigned (7 DOWNTO 0) ;
xt "44000,8000,71000,8800"
st "Power : OUT std_uLogic_vector (7 DOWNTO 0) ;
"
)
thePort (LogicalPort
@ -944,9 +944,9 @@ lang 11
m 1
decl (Decl
n "Power"
t "unsigned"
t "std_uLogic_vector"
b "(7 DOWNTO 0)"
o 26
o 8
suid 78,0
)
)
@ -993,7 +993,7 @@ m 1
decl (Decl
n "RaZ"
t "std_ulogic"
o 24
o 9
suid 79,0
)
)
@ -1030,16 +1030,16 @@ uid 908,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,60000,5600"
st "rst : IN unsigned ;
xt "44000,4800,61000,5600"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
o 29
t "std_ulogic"
o 4
suid 80,0
)
)
@ -1084,7 +1084,7 @@ thePort (LogicalPort
decl (Decl
n "sensor1"
t "std_uLogic"
o 10
o 5
suid 81,0
)
)
@ -1129,7 +1129,7 @@ thePort (LogicalPort
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
o 6
suid 82,0
)
)
@ -1177,7 +1177,7 @@ m 1
decl (Decl
n "SideL"
t "std_ulogic"
o 27
o 10
suid 83,0
)
)
@ -1222,7 +1222,7 @@ thePort (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 12
o 7
suid 84,0
)
)
@ -1270,7 +1270,7 @@ decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 21
o 11
suid 85,0
)
)
@ -1317,7 +1317,7 @@ m 1
decl (Decl
n "unlock"
t "std_ulogic"
o 26
o 12
suid 86,0
)
)
@ -1693,7 +1693,7 @@ fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,47000,44800,48000"
xt "36200,47000,44000,48000"
st "
%library/%unit/%view
"
@ -2029,6 +2029,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 962,0
lastUid 985,0
activeModelName "Symbol:CDM"
)

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

3420
Cursor/hds/@p@w@m/fsm.sm Normal file

File diff suppressed because it is too large Load Diff

1589
Cursor/hds/@p@w@m/interface Normal file

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,2 @@
DEFAULT_ARCHITECTURE atom fsm
DEFAULT_FILE atom @counter_@controller/fsm.sm

View File

@ -0,0 +1,2 @@
DEFAULT_ARCHITECTURE atom fsm
DEFAULT_FILE atom enable_motor/fsm.sm

View File

@ -0,0 +1,2 @@
DEFAULT_ARCHITECTURE atom fsm
DEFAULT_FILE atom @motor_side/fsm.sm

2
Cursor/hds/_pwm._epf Normal file
View File

@ -0,0 +1,2 @@
DEFAULT_ARCHITECTURE atom fsm
DEFAULT_FILE atom @p@w@m/fsm.sm

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -21,7 +21,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 66,0
suid 75,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -65,12 +65,12 @@ port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 58,0
suid 67,0
)
)
uid 920,0
uid 1006,0
)
*15 (LogPort
port (LogicalPort
@ -80,36 +80,36 @@ decl (Decl
n "end_acceleration"
t "std_ulogic"
o 13
suid 59,0
suid 68,0
)
)
uid 922,0
uid 1008,0
)
*16 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "info_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 16
suid 60,0
suid 69,0
)
)
uid 924,0
uid 1010,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 61,0
suid 70,0
)
)
uid 926,0
uid 1012,0
)
*18 (LogPort
port (LogicalPort
@ -117,25 +117,25 @@ lang 11
m 1
decl (Decl
n "power_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 19
suid 62,0
o 22
suid 71,0
)
)
uid 928,0
uid 1014,0
)
*19 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 63,0
suid 72,0
)
)
uid 930,0
uid 1016,0
)
*20 (LogPort
port (LogicalPort
@ -144,23 +144,23 @@ m 1
decl (Decl
n "sideL_acceleration"
t "std_ulogic"
o 23
suid 64,0
o 26
suid 73,0
)
)
uid 932,0
uid 1018,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "skip_acceleration"
t "unsigned"
o 26
suid 65,0
t "std_ulogic"
o 29
suid 74,0
)
)
uid 934,0
uid 1020,0
)
*22 (LogPort
port (LogicalPort
@ -169,10 +169,10 @@ decl (Decl
n "unlock"
t "std_ulogic"
o 12
suid 66,0
suid 75,0
)
)
uid 936,0
uid 1022,0
)
]
)
@ -228,55 +228,55 @@ uid 106,0
litem &14
pos 0
dimension 20
uid 921,0
uid 1007,0
)
*29 (MRCItem
litem &15
pos 1
dimension 20
uid 923,0
uid 1009,0
)
*30 (MRCItem
litem &16
pos 2
dimension 20
uid 925,0
uid 1011,0
)
*31 (MRCItem
litem &17
pos 3
dimension 20
uid 927,0
uid 1013,0
)
*32 (MRCItem
litem &18
pos 4
dimension 20
uid 929,0
uid 1015,0
)
*33 (MRCItem
litem &19
pos 5
dimension 20
uid 931,0
uid 1017,0
)
*34 (MRCItem
litem &20
pos 6
dimension 20
uid 933,0
uid 1019,0
)
*35 (MRCItem
litem &21
pos 7
dimension 20
uid 935,0
uid 1021,0
)
*36 (MRCItem
litem &22
pos 8
dimension 20
uid 937,0
uid 1023,0
)
]
)
@ -551,19 +551,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\p
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -591,7 +591,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -603,7 +603,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "group"
@ -675,7 +675,7 @@ value "interface"
)
(vvPair
variable "time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "unit"
@ -710,10 +710,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*70 (CptPort
uid 875,0
uid 961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 876,0
uid 962,0
ro 90
va (VaSet
vasetType 1
@ -722,11 +722,11 @@ fg "0,65535,0"
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 877,0
uid 963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 878,0
uid 964,0
va (VaSet
font "Verdana,12,0"
)
@ -737,29 +737,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 879,0
uid 965,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,65000,4000"
st "clk : IN unsigned ;
xt "44000,3200,66500,4000"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 58,0
suid 67,0
)
)
)
*71 (CptPort
uid 880,0
uid 966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 881,0
uid 967,0
ro 180
va (VaSet
vasetType 1
@ -768,11 +768,11 @@ fg "0,65535,0"
xt "33625,15000,34375,15750"
)
tg (CPTG
uid 882,0
uid 968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 883,0
uid 969,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -784,7 +784,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 884,0
uid 970,0
va (VaSet
font "Courier New,8,0"
)
@ -799,15 +799,15 @@ decl (Decl
n "end_acceleration"
t "std_ulogic"
o 13
suid 59,0
suid 68,0
)
)
)
*72 (CptPort
uid 885,0
uid 971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 886,0
uid 972,0
ro 180
va (VaSet
vasetType 1
@ -816,11 +816,11 @@ fg "0,65535,0"
xt "20625,5250,21375,6000"
)
tg (CPTG
uid 887,0
uid 973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 888,0
uid 974,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -833,30 +833,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 889,0
uid 975,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,72000,4800"
st "info_acceleration : IN unsigned (15 DOWNTO 0) ;
xt "44000,4000,76500,4800"
st "info_acceleration : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "info_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 16
suid 60,0
suid 69,0
)
)
)
*73 (CptPort
uid 890,0
uid 976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 891,0
uid 977,0
ro 180
va (VaSet
vasetType 1
@ -865,11 +865,11 @@ fg "0,65535,0"
xt "18625,5250,19375,6000"
)
tg (CPTG
uid 892,0
uid 978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 893,0
uid 979,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -882,30 +882,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 894,0
uid 980,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,72000,3200"
st "Position : IN unsigned (15 DOWNTO 0) ;
xt "44000,2400,76500,3200"
st "Position : IN std_uLogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 61,0
suid 70,0
)
)
)
*74 (CptPort
uid 895,0
uid 981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 896,0
uid 982,0
ro 180
va (VaSet
vasetType 1
@ -914,11 +914,11 @@ fg "0,65535,0"
xt "31625,15000,32375,15750"
)
tg (CPTG
uid 897,0
uid 983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 898,0
uid 984,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -930,12 +930,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 899,0
uid 985,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,71500,8800"
st "power_acceleration : OUT unsigned (7 DOWNTO 0) ;
xt "44000,8000,76000,8800"
st "power_acceleration : OUT std_ulogic_vector (7 DOWNTO 0) ;
"
)
thePort (LogicalPort
@ -943,18 +943,18 @@ lang 11
m 1
decl (Decl
n "power_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 19
suid 62,0
o 22
suid 71,0
)
)
)
*75 (CptPort
uid 900,0
uid 986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 901,0
uid 987,0
ro 90
va (VaSet
vasetType 1
@ -963,11 +963,11 @@ fg "0,65535,0"
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 902,0
uid 988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 903,0
uid 989,0
va (VaSet
font "Verdana,12,0"
)
@ -978,29 +978,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 904,0
uid 990,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,65000,5600"
st "rst : IN unsigned ;
xt "44000,4800,66500,5600"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 63,0
suid 72,0
)
)
)
*76 (CptPort
uid 905,0
uid 991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 906,0
uid 992,0
ro 180
va (VaSet
vasetType 1
@ -1009,11 +1009,11 @@ fg "0,65535,0"
xt "29625,15000,30375,15750"
)
tg (CPTG
uid 907,0
uid 993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 908,0
uid 994,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1025,7 +1025,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 909,0
uid 995,0
va (VaSet
font "Courier New,8,0"
)
@ -1039,16 +1039,16 @@ m 1
decl (Decl
n "sideL_acceleration"
t "std_ulogic"
o 23
suid 64,0
o 26
suid 73,0
)
)
)
*77 (CptPort
uid 910,0
uid 996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 911,0
uid 997,0
ro 180
va (VaSet
vasetType 1
@ -1057,11 +1057,11 @@ fg "0,65535,0"
xt "23625,5250,24375,6000"
)
tg (CPTG
uid 912,0
uid 998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 913,0
uid 999,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1074,29 +1074,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 914,0
uid 1000,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,65000,6400"
st "skip_acceleration : IN unsigned ;
xt "44000,5600,66500,6400"
st "skip_acceleration : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "skip_acceleration"
t "unsigned"
o 26
suid 65,0
t "std_ulogic"
o 29
suid 74,0
)
)
)
*78 (CptPort
uid 915,0
uid 1001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 916,0
uid 1002,0
ro 270
va (VaSet
vasetType 1
@ -1105,11 +1105,11 @@ fg "0,65535,0"
xt "36000,11625,36750,12375"
)
tg (CPTG
uid 917,0
uid 1003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 918,0
uid 1004,0
va (VaSet
font "Verdana,12,0"
)
@ -1121,7 +1121,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 919,0
uid 1005,0
va (VaSet
font "Courier New,8,0"
)
@ -1135,7 +1135,7 @@ decl (Decl
n "unlock"
t "std_ulogic"
o 12
suid 66,0
suid 75,0
)
)
)
@ -1846,6 +1846,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 937,0
lastUid 1023,0
activeModelName "Symbol:CDM"
)

View File

@ -21,7 +21,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 45,0
suid 54,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -65,12 +65,12 @@ port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 37,0
suid 46,0
)
)
uid 635,0
uid 721,0
)
*15 (LogPort
port (LogicalPort
@ -80,36 +80,36 @@ decl (Decl
n "end_cruse"
t "std_ulogic"
o 14
suid 38,0
suid 47,0
)
)
uid 637,0
uid 723,0
)
*16 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "info_cruse"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 17
suid 39,0
suid 48,0
)
)
uid 639,0
uid 725,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 40,0
suid 49,0
)
)
uid 641,0
uid 727,0
)
*18 (LogPort
port (LogicalPort
@ -117,38 +117,37 @@ lang 11
m 1
decl (Decl
n "power_cruse"
t "unsigned"
b "(7 DOWNTO 0)"
o 20
suid 41,0
t "std_ulogic"
o 23
suid 50,0
)
)
uid 643,0
uid 729,0
)
*19 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 42,0
suid 51,0
)
)
uid 645,0
uid 731,0
)
*20 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "sensor_bus"
t "unsigned"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 22
suid 43,0
o 25
suid 52,0
)
)
uid 647,0
uid 733,0
)
*21 (LogPort
port (LogicalPort
@ -157,11 +156,11 @@ m 1
decl (Decl
n "sideL_cruse"
t "std_ulogic"
o 24
suid 44,0
o 27
suid 53,0
)
)
uid 649,0
uid 735,0
)
*22 (LogPort
port (LogicalPort
@ -170,10 +169,10 @@ decl (Decl
n "unlock"
t "std_ulogic"
o 12
suid 45,0
suid 54,0
)
)
uid 651,0
uid 737,0
)
]
)
@ -229,55 +228,55 @@ uid 120,0
litem &14
pos 0
dimension 20
uid 636,0
uid 722,0
)
*29 (MRCItem
litem &15
pos 1
dimension 20
uid 638,0
uid 724,0
)
*30 (MRCItem
litem &16
pos 2
dimension 20
uid 640,0
uid 726,0
)
*31 (MRCItem
litem &17
pos 3
dimension 20
uid 642,0
uid 728,0
)
*32 (MRCItem
litem &18
pos 4
dimension 20
uid 644,0
uid 730,0
)
*33 (MRCItem
litem &19
pos 5
dimension 20
uid 646,0
uid 732,0
)
*34 (MRCItem
litem &20
pos 6
dimension 20
uid 648,0
uid 734,0
)
*35 (MRCItem
litem &21
pos 7
dimension 20
uid 650,0
uid 736,0
)
*36 (MRCItem
litem &22
pos 8
dimension 20
uid 652,0
uid 738,0
)
]
)
@ -552,19 +551,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\p
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -592,7 +591,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -604,7 +603,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "group"
@ -676,7 +675,7 @@ value "interface"
)
(vvPair
variable "time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "unit"
@ -711,10 +710,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*70 (CptPort
uid 590,0
uid 676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 591,0
uid 677,0
ro 90
va (VaSet
vasetType 1
@ -723,11 +722,11 @@ fg "0,65535,0"
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 592,0
uid 678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 593,0
uid 679,0
va (VaSet
font "Verdana,12,0"
)
@ -738,29 +737,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 594,0
uid 680,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,61500,4000"
st "clk : IN unsigned ;
xt "44000,3200,62500,4000"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 37,0
suid 46,0
)
)
)
*71 (CptPort
uid 595,0
uid 681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 596,0
uid 682,0
ro 180
va (VaSet
vasetType 1
@ -769,11 +768,11 @@ fg "0,65535,0"
xt "33625,15000,34375,15750"
)
tg (CPTG
uid 597,0
uid 683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 598,0
uid 684,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -785,7 +784,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 599,0
uid 685,0
va (VaSet
font "Courier New,8,0"
)
@ -800,15 +799,15 @@ decl (Decl
n "end_cruse"
t "std_ulogic"
o 14
suid 38,0
suid 47,0
)
)
)
*72 (CptPort
uid 600,0
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 601,0
uid 687,0
ro 180
va (VaSet
vasetType 1
@ -817,11 +816,11 @@ fg "0,65535,0"
xt "20625,5250,21375,6000"
)
tg (CPTG
uid 602,0
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 603,0
uid 689,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -834,30 +833,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 604,0
uid 690,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,68500,4800"
st "info_cruse : IN unsigned (15 DOWNTO 0) ;
xt "44000,4000,73000,4800"
st "info_cruse : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "info_cruse"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 17
suid 39,0
suid 48,0
)
)
)
*73 (CptPort
uid 605,0
uid 691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 606,0
uid 692,0
ro 180
va (VaSet
vasetType 1
@ -866,11 +865,11 @@ fg "0,65535,0"
xt "18625,5250,19375,6000"
)
tg (CPTG
uid 607,0
uid 693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 608,0
uid 694,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -883,30 +882,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 609,0
uid 695,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,68500,3200"
st "Position : IN unsigned (15 DOWNTO 0) ;
xt "44000,2400,73000,3200"
st "Position : IN std_uLogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 40,0
suid 49,0
)
)
)
*74 (CptPort
uid 610,0
uid 696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 611,0
uid 697,0
ro 180
va (VaSet
vasetType 1
@ -915,11 +914,11 @@ fg "0,65535,0"
xt "31625,15000,32375,15750"
)
tg (CPTG
uid 612,0
uid 698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 613,0
uid 699,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -931,12 +930,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 614,0
uid 700,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,68000,8800"
st "power_cruse : OUT unsigned (7 DOWNTO 0) ;
xt "44000,8000,62500,8800"
st "power_cruse : OUT std_ulogic ;
"
)
thePort (LogicalPort
@ -944,18 +943,17 @@ lang 11
m 1
decl (Decl
n "power_cruse"
t "unsigned"
b "(7 DOWNTO 0)"
o 20
suid 41,0
t "std_ulogic"
o 23
suid 50,0
)
)
)
*75 (CptPort
uid 615,0
uid 701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 616,0
uid 702,0
ro 90
va (VaSet
vasetType 1
@ -964,11 +962,11 @@ fg "0,65535,0"
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 617,0
uid 703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 618,0
uid 704,0
va (VaSet
font "Verdana,12,0"
)
@ -979,29 +977,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 619,0
uid 705,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,61500,5600"
st "rst : IN unsigned ;
xt "44000,4800,62500,5600"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 42,0
suid 51,0
)
)
)
*76 (CptPort
uid 620,0
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 621,0
uid 707,0
ro 270
va (VaSet
vasetType 1
@ -1010,11 +1008,11 @@ fg "0,65535,0"
xt "36000,12625,36750,13375"
)
tg (CPTG
uid 622,0
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 623,0
uid 709,0
va (VaSet
font "Verdana,12,0"
)
@ -1026,30 +1024,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 624,0
uid 710,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,68000,6400"
st "sensor_bus : IN unsigned (1 DOWNTO 0) ;
xt "44000,5600,72500,6400"
st "sensor_bus : IN std_ulogic_vector (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "sensor_bus"
t "unsigned"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 22
suid 43,0
o 25
suid 52,0
)
)
)
*77 (CptPort
uid 625,0
uid 711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
uid 712,0
ro 180
va (VaSet
vasetType 1
@ -1058,11 +1056,11 @@ fg "0,65535,0"
xt "29625,15000,30375,15750"
)
tg (CPTG
uid 627,0
uid 713,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 628,0
uid 714,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1074,7 +1072,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 629,0
uid 715,0
va (VaSet
font "Courier New,8,0"
)
@ -1088,16 +1086,16 @@ m 1
decl (Decl
n "sideL_cruse"
t "std_ulogic"
o 24
suid 44,0
o 27
suid 53,0
)
)
)
*78 (CptPort
uid 630,0
uid 716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 631,0
uid 717,0
ro 270
va (VaSet
vasetType 1
@ -1106,11 +1104,11 @@ fg "0,65535,0"
xt "36000,10625,36750,11375"
)
tg (CPTG
uid 632,0
uid 718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 633,0
uid 719,0
va (VaSet
font "Verdana,12,0"
)
@ -1122,7 +1120,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 634,0
uid 720,0
va (VaSet
font "Courier New,8,0"
)
@ -1136,7 +1134,7 @@ decl (Decl
n "unlock"
t "std_ulogic"
o 12
suid 45,0
suid 54,0
)
)
)
@ -1847,6 +1845,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 652,0
lastUid 738,0
activeModelName "Symbol:CDM"
)

View File

@ -21,7 +21,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 30,0
suid 40,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -65,12 +65,12 @@ port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
o 2
suid 21,0
t "std_ulogic"
o 3
suid 31,0
)
)
uid 344,0
uid 483,0
)
*15 (LogPort
port (LogicalPort
@ -79,37 +79,37 @@ m 1
decl (Decl
n "end_deceleration"
t "std_ulogic"
o 8
suid 22,0
o 15
suid 32,0
)
)
uid 346,0
uid 485,0
)
*16 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "info_deceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 3
suid 23,0
o 18
suid 33,0
)
)
uid 348,0
uid 487,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 24,0
suid 34,0
)
)
uid 350,0
uid 489,0
)
*18 (LogPort
port (LogicalPort
@ -117,13 +117,12 @@ lang 11
m 1
decl (Decl
n "power_deceleration"
t "unsigned"
b "(7 DOWNTO 0)"
o 9
suid 25,0
t "std_ulogic"
o 24
suid 35,0
)
)
uid 352,0
uid 491,0
)
*19 (LogPort
port (LogicalPort
@ -132,23 +131,23 @@ m 1
decl (Decl
n "RaZ"
t "std_ulogic"
o 7
suid 26,0
o 9
suid 36,0
)
)
uid 354,0
uid 493,0
)
*20 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 27,0
suid 37,0
)
)
uid 356,0
uid 495,0
)
*21 (LogPort
port (LogicalPort
@ -157,11 +156,11 @@ m 1
decl (Decl
n "sideL_deceleration"
t "std_ulogic"
o 10
suid 28,0
o 28
suid 38,0
)
)
uid 358,0
uid 497,0
)
*22 (LogPort
port (LogicalPort
@ -169,11 +168,11 @@ lang 11
decl (Decl
n "skip_deceleration"
t "std_uLogic"
o 5
suid 29,0
o 30
suid 39,0
)
)
uid 360,0
uid 499,0
)
*23 (LogPort
port (LogicalPort
@ -181,11 +180,11 @@ lang 11
decl (Decl
n "unlock"
t "std_ulogic"
o 6
suid 30,0
o 12
suid 40,0
)
)
uid 362,0
uid 501,0
)
]
)
@ -239,63 +238,63 @@ uid 127,0
)
*29 (MRCItem
litem &14
pos 8
pos 0
dimension 20
uid 345,0
uid 484,0
)
*30 (MRCItem
litem &15
pos 5
pos 1
dimension 20
uid 347,0
uid 486,0
)
*31 (MRCItem
litem &16
pos 1
pos 2
dimension 20
uid 349,0
uid 488,0
)
*32 (MRCItem
litem &17
pos 0
pos 3
dimension 20
uid 351,0
uid 490,0
)
*33 (MRCItem
litem &18
pos 6
pos 4
dimension 20
uid 353,0
uid 492,0
)
*34 (MRCItem
litem &19
pos 4
pos 5
dimension 20
uid 355,0
uid 494,0
)
*35 (MRCItem
litem &20
pos 9
pos 6
dimension 20
uid 357,0
uid 496,0
)
*36 (MRCItem
litem &21
pos 7
dimension 20
uid 359,0
uid 498,0
)
*37 (MRCItem
litem &22
pos 2
pos 8
dimension 20
uid 361,0
uid 500,0
)
*38 (MRCItem
litem &23
pos 3
pos 9
dimension 20
uid 363,0
uid 502,0
)
]
)
@ -570,19 +569,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\p
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -610,7 +609,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -622,7 +621,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "15:07:06"
value "09:37:09"
)
(vvPair
variable "group"
@ -694,7 +693,7 @@ value "interface"
)
(vvPair
variable "time"
value "15:07:06"
value "09:37:09"
)
(vvPair
variable "unit"
@ -729,10 +728,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*72 (CptPort
uid 294,0
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 295,0
uid 434,0
ro 90
va (VaSet
vasetType 1
@ -741,11 +740,11 @@ fg "0,65535,0"
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 296,0
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 297,0
uid 436,0
va (VaSet
font "Verdana,12,0"
)
@ -756,28 +755,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 298,0
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,65000,4000"
st "clk : IN unsigned ;"
xt "44000,3200,66500,4000"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
o 2
suid 21,0
t "std_ulogic"
o 3
suid 31,0
)
)
)
*73 (CptPort
uid 299,0
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 300,0
uid 439,0
ro 180
va (VaSet
vasetType 1
@ -786,11 +786,11 @@ fg "0,65535,0"
xt "33625,15000,34375,15750"
)
tg (CPTG
uid 301,0
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 302,0
uid 441,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -802,12 +802,13 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 303,0
uid 442,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,66500,8800"
st "end_deceleration : OUT std_ulogic ;"
st "end_deceleration : OUT std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -815,16 +816,16 @@ m 1
decl (Decl
n "end_deceleration"
t "std_ulogic"
o 8
suid 22,0
o 15
suid 32,0
)
)
)
*74 (CptPort
uid 304,0
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305,0
uid 444,0
ro 180
va (VaSet
vasetType 1
@ -833,11 +834,11 @@ fg "0,65535,0"
xt "20625,5250,21375,6000"
)
tg (CPTG
uid 306,0
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 307,0
uid 446,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -850,29 +851,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 308,0
uid 447,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,72000,4800"
st "info_deceleration : IN unsigned (15 DOWNTO 0) ;"
xt "44000,4000,76500,4800"
st "info_deceleration : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "info_deceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 3
suid 23,0
o 18
suid 33,0
)
)
)
*75 (CptPort
uid 309,0
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 310,0
uid 449,0
ro 180
va (VaSet
vasetType 1
@ -881,11 +883,11 @@ fg "0,65535,0"
xt "18625,5250,19375,6000"
)
tg (CPTG
uid 311,0
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 312,0
uid 451,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -898,29 +900,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 313,0
uid 452,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,72000,3200"
st "Position : IN unsigned (15 DOWNTO 0) ;"
xt "44000,2400,76500,3200"
st "Position : IN std_uLogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 24,0
suid 34,0
)
)
)
*76 (CptPort
uid 314,0
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 315,0
uid 454,0
ro 180
va (VaSet
vasetType 1
@ -929,11 +932,11 @@ fg "0,65535,0"
xt "31625,15000,32375,15750"
)
tg (CPTG
uid 316,0
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 317,0
uid 456,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -945,30 +948,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 318,0
uid 457,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8800,71500,9600"
st "power_deceleration : OUT unsigned (7 DOWNTO 0) ;"
xt "44000,8800,66500,9600"
st "power_deceleration : OUT std_ulogic ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "power_deceleration"
t "unsigned"
b "(7 DOWNTO 0)"
o 9
suid 25,0
t "std_ulogic"
o 24
suid 35,0
)
)
)
*77 (CptPort
uid 319,0
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 320,0
uid 459,0
ro 90
va (VaSet
vasetType 1
@ -977,11 +980,11 @@ fg "0,65535,0"
xt "36000,8625,36750,9375"
)
tg (CPTG
uid 321,0
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 322,0
uid 461,0
va (VaSet
font "Verdana,12,0"
)
@ -993,12 +996,13 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 323,0
uid 462,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,66500,8000"
st "RaZ : OUT std_ulogic ;"
st "RaZ : OUT std_ulogic ;
"
)
thePort (LogicalPort
lang 11
@ -1006,16 +1010,16 @@ m 1
decl (Decl
n "RaZ"
t "std_ulogic"
o 7
suid 26,0
o 9
suid 36,0
)
)
)
*78 (CptPort
uid 324,0
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 325,0
uid 464,0
ro 90
va (VaSet
vasetType 1
@ -1024,11 +1028,11 @@ fg "0,65535,0"
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 326,0
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 327,0
uid 466,0
va (VaSet
font "Verdana,12,0"
)
@ -1039,28 +1043,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 328,0
uid 467,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,65000,5600"
st "rst : IN unsigned ;"
xt "44000,4800,66500,5600"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 27,0
suid 37,0
)
)
)
*79 (CptPort
uid 329,0
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
uid 469,0
ro 180
va (VaSet
vasetType 1
@ -1069,11 +1074,11 @@ fg "0,65535,0"
xt "29625,15000,30375,15750"
)
tg (CPTG
uid 331,0
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332,0
uid 471,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1085,12 +1090,13 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 333,0
uid 472,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9600,65000,10400"
st "sideL_deceleration : OUT std_ulogic "
st "sideL_deceleration : OUT std_ulogic
"
)
thePort (LogicalPort
lang 11
@ -1098,16 +1104,16 @@ m 1
decl (Decl
n "sideL_deceleration"
t "std_ulogic"
o 10
suid 28,0
o 28
suid 38,0
)
)
)
*80 (CptPort
uid 334,0
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335,0
uid 474,0
ro 180
va (VaSet
vasetType 1
@ -1116,11 +1122,11 @@ fg "0,65535,0"
xt "23625,5250,24375,6000"
)
tg (CPTG
uid 336,0
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 337,0
uid 476,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1133,28 +1139,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 338,0
uid 477,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,66500,6400"
st "skip_deceleration : IN std_uLogic ;"
st "skip_deceleration : IN std_uLogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "skip_deceleration"
t "std_uLogic"
o 5
suid 29,0
o 30
suid 39,0
)
)
)
*81 (CptPort
uid 339,0
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 340,0
uid 479,0
ro 270
va (VaSet
vasetType 1
@ -1163,11 +1170,11 @@ fg "0,65535,0"
xt "36000,11625,36750,12375"
)
tg (CPTG
uid 341,0
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 342,0
uid 481,0
va (VaSet
font "Verdana,12,0"
)
@ -1179,20 +1186,21 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 343,0
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,66500,7200"
st "unlock : IN std_ulogic ;"
st "unlock : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "unlock"
t "std_ulogic"
o 6
suid 30,0
o 12
suid 40,0
)
)
)
@ -1903,6 +1911,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 409,0
lastUid 502,0
activeModelName "Symbol:CDM"
)

View File

@ -21,7 +21,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 36,0
suid 45,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -65,25 +65,25 @@ port (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 28,0
suid 37,0
)
)
uid 572,0
uid 658,0
)
*15 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 29,0
suid 38,0
)
)
uid 574,0
uid 660,0
)
*16 (LogPort
port (LogicalPort
@ -91,77 +91,77 @@ lang 11
m 1
decl (Decl
n "info_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 16
suid 30,0
suid 39,0
)
)
uid 576,0
uid 662,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 31,0
o 19
suid 40,0
)
)
uid 578,0
uid 664,0
)
*18 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 32,0
o 20
suid 41,0
)
)
uid 580,0
uid 666,0
)
*19 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 33,0
o 21
suid 42,0
)
)
uid 582,0
uid 668,0
)
*20 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 34,0
suid 43,0
)
)
uid 584,0
uid 670,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 35,0
suid 44,0
)
)
uid 586,0
uid 672,0
)
*22 (LogPort
port (LogicalPort
@ -169,12 +169,12 @@ lang 11
m 1
decl (Decl
n "skip_acceleration"
t "unsigned"
o 26
suid 36,0
t "std_ulogic"
o 29
suid 45,0
)
)
uid 588,0
uid 674,0
)
]
)
@ -230,55 +230,55 @@ uid 113,0
litem &14
pos 0
dimension 20
uid 573,0
uid 659,0
)
*29 (MRCItem
litem &15
pos 1
dimension 20
uid 575,0
uid 661,0
)
*30 (MRCItem
litem &16
pos 2
dimension 20
uid 577,0
uid 663,0
)
*31 (MRCItem
litem &17
pos 3
dimension 20
uid 579,0
uid 665,0
)
*32 (MRCItem
litem &18
pos 4
dimension 20
uid 581,0
uid 667,0
)
*33 (MRCItem
litem &19
pos 5
dimension 20
uid 583,0
uid 669,0
)
*34 (MRCItem
litem &20
pos 6
dimension 20
uid 585,0
uid 671,0
)
*35 (MRCItem
litem &21
pos 7
dimension 20
uid 587,0
uid 673,0
)
*36 (MRCItem
litem &22
pos 8
dimension 20
uid 589,0
uid 675,0
)
]
)
@ -553,19 +553,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\s
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -593,7 +593,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -605,7 +605,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "group"
@ -677,7 +677,7 @@ value "interface"
)
(vvPair
variable "time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "unit"
@ -712,10 +712,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*70 (CptPort
uid 527,0
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
uid 614,0
ro 180
va (VaSet
vasetType 1
@ -724,11 +724,11 @@ fg "0,65535,0"
xt "16625,5250,17375,6000"
)
tg (CPTG
uid 529,0
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 530,0
uid 616,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -741,30 +741,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 531,0
uid 617,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,71000,4000"
st "button : IN unsigned (3 DOWNTO 0) ;
xt "44000,3200,75500,4000"
st "button : IN std_uLogic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 28,0
suid 37,0
)
)
)
*71 (CptPort
uid 532,0
uid 618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
uid 619,0
ro 180
va (VaSet
vasetType 1
@ -773,11 +773,11 @@ fg "0,65535,0"
xt "19625,5250,20375,6000"
)
tg (CPTG
uid 534,0
uid 620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 535,0
uid 621,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -790,29 +790,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 536,0
uid 622,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,64500,4800"
st "clk : IN unsigned ;
xt "44000,4000,66000,4800"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 29,0
suid 38,0
)
)
)
*72 (CptPort
uid 537,0
uid 623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 538,0
uid 624,0
ro 180
va (VaSet
vasetType 1
@ -821,11 +821,11 @@ fg "0,65535,0"
xt "16625,13000,17375,13750"
)
tg (CPTG
uid 539,0
uid 625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 540,0
uid 626,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -837,12 +837,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 541,0
uid 627,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,71500,8800"
st "info_acceleration : OUT unsigned (15 DOWNTO 0) ;
xt "44000,8000,76000,8800"
st "info_acceleration : OUT std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
@ -850,18 +850,18 @@ lang 11
m 1
decl (Decl
n "info_acceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 16
suid 30,0
suid 39,0
)
)
)
*73 (CptPort
uid 542,0
uid 628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 543,0
uid 629,0
ro 90
va (VaSet
vasetType 1
@ -870,11 +870,11 @@ fg "0,65535,0"
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 544,0
uid 630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 545,0
uid 631,0
va (VaSet
font "Verdana,12,0"
)
@ -885,30 +885,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 546,0
uid 632,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,72000,5600"
st "pos1 : IN std_logic (15 DOWNTO 0) ;
xt "44000,4800,76000,5600"
st "pos1 : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 31,0
o 19
suid 40,0
)
)
)
*74 (CptPort
uid 547,0
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 548,0
uid 634,0
ro 90
va (VaSet
vasetType 1
@ -917,11 +917,11 @@ fg "0,65535,0"
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 549,0
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 550,0
uid 636,0
va (VaSet
font "Verdana,12,0"
)
@ -932,30 +932,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 551,0
uid 637,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,72000,6400"
st "pos2 : IN std_logic (15 DOWNTO 0) ;
xt "44000,5600,76000,6400"
st "pos2 : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 32,0
o 20
suid 41,0
)
)
)
*75 (CptPort
uid 552,0
uid 638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 553,0
uid 639,0
ro 90
va (VaSet
vasetType 1
@ -964,11 +964,11 @@ fg "0,65535,0"
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 554,0
uid 640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 555,0
uid 641,0
va (VaSet
font "Verdana,12,0"
)
@ -979,30 +979,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 556,0
uid 642,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,72000,7200"
st "pos_init : IN std_logic (15 DOWNTO 0) ;
xt "44000,6400,76000,7200"
st "pos_init : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 33,0
o 21
suid 42,0
)
)
)
*76 (CptPort
uid 557,0
uid 643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 558,0
uid 644,0
ro 90
va (VaSet
vasetType 1
@ -1011,11 +1011,11 @@ fg "0,65535,0"
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 559,0
uid 645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 560,0
uid 646,0
va (VaSet
font "Verdana,12,0"
)
@ -1026,30 +1026,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 561,0
uid 647,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,71500,3200"
st "Position : IN unsigned (15 DOWNTO 0) ;
xt "44000,2400,76000,3200"
st "Position : IN std_uLogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 34,0
suid 43,0
)
)
)
*77 (CptPort
uid 562,0
uid 648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 563,0
uid 649,0
ro 180
va (VaSet
vasetType 1
@ -1058,11 +1058,11 @@ fg "0,65535,0"
xt "21625,5250,22375,6000"
)
tg (CPTG
uid 564,0
uid 650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 565,0
uid 651,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1075,29 +1075,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 566,0
uid 652,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,64500,8000"
st "rst : IN unsigned ;
xt "44000,7200,66000,8000"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 35,0
suid 44,0
)
)
)
*78 (CptPort
uid 567,0
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 568,0
uid 654,0
ro 180
va (VaSet
vasetType 1
@ -1106,11 +1106,11 @@ fg "0,65535,0"
xt "19625,13000,20375,13750"
)
tg (CPTG
uid 569,0
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 570,0
uid 656,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1122,12 +1122,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 571,0
uid 657,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8800,63500,9600"
st "skip_acceleration : OUT unsigned
xt "44000,8800,64500,9600"
st "skip_acceleration : OUT std_ulogic
"
)
thePort (LogicalPort
@ -1135,9 +1135,9 @@ lang 11
m 1
decl (Decl
n "skip_acceleration"
t "unsigned"
o 26
suid 36,0
t "std_ulogic"
o 29
suid 45,0
)
)
)
@ -1848,6 +1848,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 589,0
lastUid 675,0
activeModelName "Symbol:CDM"
)

View File

@ -21,7 +21,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 24,0
suid 32,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -65,25 +65,25 @@ port (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 17,0
suid 25,0
)
)
uid 444,0
uid 523,0
)
*15 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 18,0
suid 26,0
)
)
uid 446,0
uid 525,0
)
*16 (LogPort
port (LogicalPort
@ -91,77 +91,77 @@ lang 11
m 1
decl (Decl
n "info_cruse"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 17
suid 19,0
suid 27,0
)
)
uid 448,0
uid 527,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 20,0
o 19
suid 28,0
)
)
uid 450,0
uid 529,0
)
*18 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 21,0
o 20
suid 29,0
)
)
uid 452,0
uid 531,0
)
*19 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 22,0
o 21
suid 30,0
)
)
uid 454,0
uid 533,0
)
*20 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 23,0
suid 31,0
)
)
uid 456,0
uid 535,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 24,0
suid 32,0
)
)
uid 458,0
uid 537,0
)
]
)
@ -217,49 +217,49 @@ uid 127,0
litem &14
pos 0
dimension 20
uid 445,0
uid 524,0
)
*28 (MRCItem
litem &15
pos 1
dimension 20
uid 447,0
uid 526,0
)
*29 (MRCItem
litem &16
pos 2
dimension 20
uid 449,0
uid 528,0
)
*30 (MRCItem
litem &17
pos 3
dimension 20
uid 451,0
uid 530,0
)
*31 (MRCItem
litem &18
pos 4
dimension 20
uid 453,0
uid 532,0
)
*32 (MRCItem
litem &19
pos 5
dimension 20
uid 455,0
uid 534,0
)
*33 (MRCItem
litem &20
pos 6
dimension 20
uid 457,0
uid 536,0
)
*34 (MRCItem
litem &21
pos 7
dimension 20
uid 459,0
uid 538,0
)
]
)
@ -534,19 +534,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\s
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -574,7 +574,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -586,7 +586,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "group"
@ -658,7 +658,7 @@ value "interface"
)
(vvPair
variable "time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "unit"
@ -693,10 +693,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*68 (CptPort
uid 404,0
uid 483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 405,0
uid 484,0
ro 180
va (VaSet
vasetType 1
@ -705,11 +705,11 @@ fg "0,65535,0"
xt "16625,5250,17375,6000"
)
tg (CPTG
uid 406,0
uid 485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 407,0
uid 486,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -722,30 +722,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 408,0
uid 487,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,67500,4000"
st "button : IN unsigned (3 DOWNTO 0) ;
xt "44000,3200,72000,4000"
st "button : IN std_uLogic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 17,0
suid 25,0
)
)
)
*69 (CptPort
uid 409,0
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
uid 489,0
ro 180
va (VaSet
vasetType 1
@ -754,11 +754,11 @@ fg "0,65535,0"
xt "19625,5250,20375,6000"
)
tg (CPTG
uid 411,0
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 412,0
uid 491,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -771,29 +771,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 413,0
uid 492,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,61000,4800"
st "clk : IN unsigned ;
xt "44000,4000,62000,4800"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 18,0
suid 26,0
)
)
)
*70 (CptPort
uid 414,0
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 415,0
uid 494,0
ro 180
va (VaSet
vasetType 1
@ -802,11 +802,11 @@ fg "0,65535,0"
xt "16625,13000,17375,13750"
)
tg (CPTG
uid 416,0
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 417,0
uid 496,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -818,12 +818,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 418,0
uid 497,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,67000,8800"
st "info_cruse : OUT unsigned (15 DOWNTO 0)
xt "44000,8000,71500,8800"
st "info_cruse : OUT std_ulogic_vector (15 DOWNTO 0)
"
)
thePort (LogicalPort
@ -831,18 +831,18 @@ lang 11
m 1
decl (Decl
n "info_cruse"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 17
suid 19,0
suid 27,0
)
)
)
*71 (CptPort
uid 419,0
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 420,0
uid 499,0
ro 90
va (VaSet
vasetType 1
@ -851,11 +851,11 @@ fg "0,65535,0"
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 421,0
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 422,0
uid 501,0
va (VaSet
font "Verdana,12,0"
)
@ -866,30 +866,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 423,0
uid 502,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,68500,5600"
st "pos1 : IN std_logic (15 DOWNTO 0) ;
xt "44000,4800,72500,5600"
st "pos1 : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 20,0
o 19
suid 28,0
)
)
)
*72 (CptPort
uid 424,0
uid 503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 425,0
uid 504,0
ro 90
va (VaSet
vasetType 1
@ -898,11 +898,11 @@ fg "0,65535,0"
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 426,0
uid 505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 427,0
uid 506,0
va (VaSet
font "Verdana,12,0"
)
@ -913,30 +913,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 428,0
uid 507,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,68500,6400"
st "pos2 : IN std_logic (15 DOWNTO 0) ;
xt "44000,5600,72500,6400"
st "pos2 : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 21,0
o 20
suid 29,0
)
)
)
*73 (CptPort
uid 429,0
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 430,0
uid 509,0
ro 90
va (VaSet
vasetType 1
@ -945,11 +945,11 @@ fg "0,65535,0"
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 431,0
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 432,0
uid 511,0
va (VaSet
font "Verdana,12,0"
)
@ -960,30 +960,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 433,0
uid 512,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,68500,7200"
st "pos_init : IN std_logic (15 DOWNTO 0) ;
xt "44000,6400,72500,7200"
st "pos_init : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 22,0
o 21
suid 30,0
)
)
)
*74 (CptPort
uid 434,0
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 435,0
uid 514,0
ro 90
va (VaSet
vasetType 1
@ -992,11 +992,11 @@ fg "0,65535,0"
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 436,0
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 437,0
uid 516,0
va (VaSet
font "Verdana,12,0"
)
@ -1007,30 +1007,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 438,0
uid 517,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,68000,3200"
st "Position : IN unsigned (15 DOWNTO 0) ;
xt "44000,2400,72500,3200"
st "Position : IN std_uLogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 23,0
suid 31,0
)
)
)
*75 (CptPort
uid 439,0
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 440,0
uid 519,0
ro 180
va (VaSet
vasetType 1
@ -1039,11 +1039,11 @@ fg "0,65535,0"
xt "21625,5250,22375,6000"
)
tg (CPTG
uid 441,0
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 442,0
uid 521,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1056,21 +1056,21 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 443,0
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,61000,8000"
st "rst : IN unsigned ;
xt "44000,7200,62000,8000"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 24,0
suid 32,0
)
)
)
@ -1781,6 +1781,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 459,0
lastUid 538,0
activeModelName "Symbol:CDM"
)

View File

@ -21,7 +21,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 26,0
suid 35,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -65,25 +65,25 @@ port (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 18,0
suid 27,0
)
)
uid 410,0
uid 496,0
)
*15 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 19,0
suid 28,0
)
)
uid 412,0
uid 498,0
)
*16 (LogPort
port (LogicalPort
@ -91,77 +91,77 @@ lang 11
m 1
decl (Decl
n "info_deceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 18
suid 20,0
suid 29,0
)
)
uid 414,0
uid 500,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 21,0
o 19
suid 30,0
)
)
uid 416,0
uid 502,0
)
*18 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 22,0
o 20
suid 31,0
)
)
uid 418,0
uid 504,0
)
*19 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 23,0
o 21
suid 32,0
)
)
uid 420,0
uid 506,0
)
*20 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 24,0
suid 33,0
)
)
uid 422,0
uid 508,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 25,0
suid 34,0
)
)
uid 424,0
uid 510,0
)
*22 (LogPort
port (LogicalPort
@ -171,10 +171,10 @@ decl (Decl
n "skip_deceleration"
t "std_uLogic"
o 30
suid 26,0
suid 35,0
)
)
uid 426,0
uid 512,0
)
]
)
@ -230,55 +230,55 @@ uid 127,0
litem &14
pos 0
dimension 20
uid 411,0
uid 497,0
)
*29 (MRCItem
litem &15
pos 1
dimension 20
uid 413,0
uid 499,0
)
*30 (MRCItem
litem &16
pos 2
dimension 20
uid 415,0
uid 501,0
)
*31 (MRCItem
litem &17
pos 3
dimension 20
uid 417,0
uid 503,0
)
*32 (MRCItem
litem &18
pos 4
dimension 20
uid 419,0
uid 505,0
)
*33 (MRCItem
litem &19
pos 5
dimension 20
uid 421,0
uid 507,0
)
*34 (MRCItem
litem &20
pos 6
dimension 20
uid 423,0
uid 509,0
)
*35 (MRCItem
litem &21
pos 7
dimension 20
uid 425,0
uid 511,0
)
*36 (MRCItem
litem &22
pos 8
dimension 20
uid 427,0
uid 513,0
)
]
)
@ -553,19 +553,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\s
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -593,7 +593,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -605,7 +605,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "group"
@ -677,7 +677,7 @@ value "interface"
)
(vvPair
variable "time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "unit"
@ -712,10 +712,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*70 (CptPort
uid 365,0
uid 451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
uid 452,0
ro 180
va (VaSet
vasetType 1
@ -724,11 +724,11 @@ fg "0,65535,0"
xt "15625,5250,16375,6000"
)
tg (CPTG
uid 367,0
uid 453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
uid 454,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -741,30 +741,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 369,0
uid 455,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,71000,4000"
st "button : IN unsigned (3 DOWNTO 0) ;
xt "44000,3200,75500,4000"
st "button : IN std_uLogic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "button"
t "unsigned"
t "std_uLogic_vector"
b "(3 DOWNTO 0)"
o 2
suid 18,0
suid 27,0
)
)
)
*71 (CptPort
uid 370,0
uid 456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
uid 457,0
ro 180
va (VaSet
vasetType 1
@ -773,11 +773,11 @@ fg "0,65535,0"
xt "18625,5250,19375,6000"
)
tg (CPTG
uid 372,0
uid 458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 373,0
uid 459,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -790,29 +790,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 374,0
uid 460,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,64500,4800"
st "clk : IN unsigned ;
xt "44000,4000,66000,4800"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 19,0
suid 28,0
)
)
)
*72 (CptPort
uid 375,0
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
uid 462,0
ro 180
va (VaSet
vasetType 1
@ -821,11 +821,11 @@ fg "0,65535,0"
xt "16625,13000,17375,13750"
)
tg (CPTG
uid 377,0
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 378,0
uid 464,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -837,12 +837,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 379,0
uid 465,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,71500,8800"
st "info_deceleration : OUT unsigned (15 DOWNTO 0) ;
xt "44000,8000,76000,8800"
st "info_deceleration : OUT std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
@ -850,18 +850,18 @@ lang 11
m 1
decl (Decl
n "info_deceleration"
t "unsigned"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 18
suid 20,0
suid 29,0
)
)
)
*73 (CptPort
uid 380,0
uid 466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 381,0
uid 467,0
ro 90
va (VaSet
vasetType 1
@ -870,11 +870,11 @@ fg "0,65535,0"
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 382,0
uid 468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 383,0
uid 469,0
va (VaSet
font "Verdana,12,0"
)
@ -885,30 +885,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 384,0
uid 470,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,72000,5600"
st "pos1 : IN std_logic (15 DOWNTO 0) ;
xt "44000,4800,76000,5600"
st "pos1 : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 21,0
o 19
suid 30,0
)
)
)
*74 (CptPort
uid 385,0
uid 471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
uid 472,0
ro 90
va (VaSet
vasetType 1
@ -917,11 +917,11 @@ fg "0,65535,0"
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 387,0
uid 473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
uid 474,0
va (VaSet
font "Verdana,12,0"
)
@ -932,30 +932,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 389,0
uid 475,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,72000,6400"
st "pos2 : IN std_logic (15 DOWNTO 0) ;
xt "44000,5600,76000,6400"
st "pos2 : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 22,0
o 20
suid 31,0
)
)
)
*75 (CptPort
uid 390,0
uid 476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 391,0
uid 477,0
ro 90
va (VaSet
vasetType 1
@ -964,11 +964,11 @@ fg "0,65535,0"
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 392,0
uid 478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 393,0
uid 479,0
va (VaSet
font "Verdana,12,0"
)
@ -979,30 +979,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 394,0
uid 480,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,72000,7200"
st "pos_init : IN std_logic (15 DOWNTO 0) ;
xt "44000,6400,76000,7200"
st "pos_init : IN std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 23,0
o 21
suid 32,0
)
)
)
*76 (CptPort
uid 395,0
uid 481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 396,0
uid 482,0
ro 90
va (VaSet
vasetType 1
@ -1011,11 +1011,11 @@ fg "0,65535,0"
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 397,0
uid 483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 398,0
uid 484,0
va (VaSet
font "Verdana,12,0"
)
@ -1026,30 +1026,30 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 399,0
uid 485,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,71500,3200"
st "Position : IN unsigned (15 DOWNTO 0) ;
xt "44000,2400,76000,3200"
st "Position : IN std_uLogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "Position"
t "unsigned"
t "std_uLogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 24,0
suid 33,0
)
)
)
*77 (CptPort
uid 400,0
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 401,0
uid 487,0
ro 180
va (VaSet
vasetType 1
@ -1058,11 +1058,11 @@ fg "0,65535,0"
xt "20625,5250,21375,6000"
)
tg (CPTG
uid 402,0
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 403,0
uid 489,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1075,29 +1075,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 404,0
uid 490,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,64500,8000"
st "rst : IN unsigned ;
xt "44000,7200,66000,8000"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 25,0
suid 34,0
)
)
)
*78 (CptPort
uid 405,0
uid 491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
uid 492,0
ro 180
va (VaSet
vasetType 1
@ -1106,11 +1106,11 @@ fg "0,65535,0"
xt "19625,13000,20375,13750"
)
tg (CPTG
uid 407,0
uid 493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
uid 494,0
ro 270
va (VaSet
font "Verdana,12,0"
@ -1122,7 +1122,7 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 409,0
uid 495,0
va (VaSet
font "Courier New,8,0"
)
@ -1137,7 +1137,7 @@ decl (Decl
n "skip_deceleration"
t "std_uLogic"
o 30
suid 26,0
suid 35,0
)
)
)
@ -1848,6 +1848,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 427,0
lastUid 513,0
activeModelName "Symbol:CDM"
)

View File

@ -21,7 +21,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 20,0
suid 25,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -65,12 +65,12 @@ port (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 16,0
suid 21,0
)
)
uid 376,0
uid 434,0
)
*15 (LogPort
port (LogicalPort
@ -78,13 +78,13 @@ lang 11
m 1
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 17,0
o 19
suid 22,0
)
)
uid 378,0
uid 436,0
)
*16 (LogPort
port (LogicalPort
@ -92,13 +92,13 @@ lang 11
m 1
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 18,0
o 20
suid 23,0
)
)
uid 380,0
uid 438,0
)
*17 (LogPort
port (LogicalPort
@ -106,25 +106,25 @@ lang 11
m 1
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 19,0
o 21
suid 24,0
)
)
uid 382,0
uid 440,0
)
*18 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 20,0
suid 25,0
)
)
uid 384,0
uid 442,0
)
]
)
@ -180,31 +180,31 @@ uid 92,0
litem &14
pos 0
dimension 20
uid 377,0
uid 435,0
)
*25 (MRCItem
litem &15
pos 1
dimension 20
uid 379,0
uid 437,0
)
*26 (MRCItem
litem &16
pos 2
dimension 20
uid 381,0
uid 439,0
)
*27 (MRCItem
litem &17
pos 3
dimension 20
uid 383,0
uid 441,0
)
*28 (MRCItem
litem &18
pos 4
dimension 20
uid 385,0
uid 443,0
)
]
)
@ -479,19 +479,19 @@ value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor\\hds\\s
)
(vvPair
variable "date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "day"
value "mar."
value "ven."
)
(vvPair
variable "day_long"
value "mardi"
value "vendredi"
)
(vvPair
variable "dd"
value "14"
value "17"
)
(vvPair
variable "entity_name"
@ -519,7 +519,7 @@ value "Simon"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -531,7 +531,7 @@ value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "group"
@ -603,7 +603,7 @@ value "interface"
)
(vvPair
variable "time"
value "14:18:34"
value "09:37:09"
)
(vvPair
variable "unit"
@ -638,10 +638,10 @@ optionalChildren [
uid 8,0
optionalChildren [
*62 (CptPort
uid 351,0
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
uid 410,0
ro 90
va (VaSet
vasetType 1
@ -650,11 +650,11 @@ fg "0,65535,0"
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 353,0
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 354,0
uid 412,0
va (VaSet
font "Verdana,12,0"
)
@ -665,29 +665,29 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 355,0
uid 413,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,60000,3200"
st "clk : IN unsigned ;
xt "44000,2400,61000,3200"
st "clk : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "unsigned"
t "std_ulogic"
o 3
suid 16,0
suid 21,0
)
)
)
*63 (CptPort
uid 356,0
uid 414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 357,0
uid 415,0
ro 90
va (VaSet
vasetType 1
@ -696,11 +696,11 @@ fg "0,65535,0"
xt "23000,11625,23750,12375"
)
tg (CPTG
uid 358,0
uid 416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 359,0
uid 417,0
va (VaSet
font "Verdana,12,0"
)
@ -712,12 +712,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 360,0
uid 418,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,67500,4800"
st "pos1 : OUT std_logic (15 DOWNTO 0) ;
xt "44000,4000,71500,4800"
st "pos1 : OUT std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
@ -725,18 +725,18 @@ lang 11
m 1
decl (Decl
n "pos1"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 27
suid 17,0
o 19
suid 22,0
)
)
)
*64 (CptPort
uid 361,0
uid 419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
uid 420,0
ro 90
va (VaSet
vasetType 1
@ -745,11 +745,11 @@ fg "0,65535,0"
xt "23000,10625,23750,11375"
)
tg (CPTG
uid 363,0
uid 421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
uid 422,0
va (VaSet
font "Verdana,12,0"
)
@ -761,12 +761,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 365,0
uid 423,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,67500,5600"
st "pos2 : OUT std_logic (15 DOWNTO 0) ;
xt "44000,4800,71500,5600"
st "pos2 : OUT std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
@ -774,18 +774,18 @@ lang 11
m 1
decl (Decl
n "pos2"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 28
suid 18,0
o 20
suid 23,0
)
)
)
*65 (CptPort
uid 366,0
uid 424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 367,0
uid 425,0
ro 90
va (VaSet
vasetType 1
@ -794,11 +794,11 @@ fg "0,65535,0"
xt "23000,9625,23750,10375"
)
tg (CPTG
uid 368,0
uid 426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 369,0
uid 427,0
va (VaSet
font "Verdana,12,0"
)
@ -810,12 +810,12 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 370,0
uid 428,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,66500,6400"
st "pos_init : OUT std_logic (15 DOWNTO 0)
xt "44000,5600,70500,6400"
st "pos_init : OUT std_ulogic_vector (15 DOWNTO 0)
"
)
thePort (LogicalPort
@ -823,18 +823,18 @@ lang 11
m 1
decl (Decl
n "pos_init"
t "std_logic"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 29
suid 19,0
o 21
suid 24,0
)
)
)
*66 (CptPort
uid 371,0
uid 429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
uid 430,0
ro 90
va (VaSet
vasetType 1
@ -843,11 +843,11 @@ fg "0,65535,0"
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 373,0
uid 431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 374,0
uid 432,0
va (VaSet
font "Verdana,12,0"
)
@ -858,21 +858,21 @@ tm "CptPortNameMgr"
)
)
dt (MLText
uid 375,0
uid 433,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,60000,4000"
st "rst : IN unsigned ;
xt "44000,3200,61000,4000"
st "rst : IN std_ulogic ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "unsigned"
t "std_ulogic"
o 4
suid 20,0
suid 25,0
)
)
)
@ -1583,6 +1583,6 @@ xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 385,0
lastUid 443,0
activeModelName "Symbol:CDM"
)

View File

@ -1 +1 @@
DIALECT atom VHDL_ANY
DIALECT atom VHDL_2008

View File

@ -1 +0,0 @@
DIALECT atom VHDL_ANY

View File

@ -78,23 +78,23 @@ value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hdl"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.info"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.user"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds"
)
(vvPair
variable "appl"
@ -114,27 +114,27 @@ value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
)
(vvPair
variable "date"
value "11.11.2019"
value "17.12.2021"
)
(vvPair
variable "day"
value "Mon"
value "ven."
)
(vvPair
variable "day_long"
value "Monday"
value "vendredi"
)
(vvPair
variable "dd"
value "11"
value "17"
)
(vvPair
variable "designName"
@ -162,11 +162,11 @@ value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
value "Simon"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -174,11 +174,11 @@ value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "08:13:23"
value "09:37:57"
)
(vvPair
variable "group"
@ -186,7 +186,7 @@ value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
value "PC-SDM"
)
(vvPair
variable "language"
@ -206,7 +206,7 @@ value "$SCRATCH_DIR/Cursor_test/work"
)
(vvPair
variable "mm"
value "11"
value "12"
)
(vvPair
variable "module_name"
@ -214,19 +214,19 @@ value "cursor_tb"
)
(vvPair
variable "month"
value "Nov"
value "déc."
)
(vvPair
variable "month_long"
value "November"
value "décembre"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\struct.bd"
)
(vvPair
variable "package_name"
@ -302,7 +302,7 @@ value "struct"
)
(vvPair
variable "time"
value "08:13:23"
value "09:37:57"
)
(vvPair
variable "unit"
@ -310,7 +310,7 @@ value "cursor_tb"
)
(vvPair
variable "user"
value "silvan.zahno"
value "Simon"
)
(vvPair
variable "version"
@ -322,11 +322,11 @@ value "struct"
)
(vvPair
variable "year"
value "2019"
value "2021"
)
(vvPair
variable "yy"
value "19"
value "21"
)
]
)
@ -347,7 +347,8 @@ va (VaSet
isHidden 1
)
xt "-5000,32800,11300,34000"
st "SIGNAL reset : std_ulogic"
st "SIGNAL reset : std_ulogic
"
)
)
*2 (Net
@ -364,7 +365,8 @@ va (VaSet
isHidden 1
)
xt "-5000,26800,11400,28000"
st "SIGNAL clock : std_ulogic"
st "SIGNAL clock : std_ulogic
"
)
)
*3 (Grouping
@ -449,7 +451,7 @@ va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,91400,74600,92600"
xt "56200,91400,71600,92600"
st "
by %user on %dd %month %year
"
@ -766,7 +768,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,13600,-400"
st "SIGNAL testMode : std_uLogic"
st "SIGNAL testMode : std_uLogic
"
)
)
*19 (Net
@ -784,7 +787,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,13300,-400"
st "SIGNAL sensor2 : std_uLogic"
st "SIGNAL sensor2 : std_uLogic
"
)
)
*20 (Net
@ -802,7 +806,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,13300,-400"
st "SIGNAL sensor1 : std_uLogic"
st "SIGNAL sensor1 : std_uLogic
"
)
)
*21 (Net
@ -820,7 +825,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,13700,-400"
st "SIGNAL motorOn : std_uLogic"
st "SIGNAL motorOn : std_uLogic
"
)
)
*22 (Net
@ -838,7 +844,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,12900,-400"
st "SIGNAL side1 : std_uLogic"
st "SIGNAL side1 : std_uLogic
"
)
)
*23 (Net
@ -856,7 +863,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,12900,-400"
st "SIGNAL side2 : std_uLogic"
st "SIGNAL side2 : std_uLogic
"
)
)
*24 (Net
@ -874,7 +882,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,12900,-400"
st "SIGNAL go2 : std_uLogic"
st "SIGNAL go2 : std_uLogic
"
)
)
*25 (Net
@ -892,7 +901,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,12900,-400"
st "SIGNAL go1 : std_uLogic"
st "SIGNAL go1 : std_uLogic
"
)
)
*26 (Net
@ -910,7 +920,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,12800,-400"
st "SIGNAL restart : std_uLogic"
st "SIGNAL restart : std_uLogic
"
)
)
*27 (Net
@ -928,7 +939,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,13400,-400"
st "SIGNAL encoderI : std_uLogic"
st "SIGNAL encoderI : std_uLogic
"
)
)
*28 (Net
@ -946,7 +958,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,13600,-400"
st "SIGNAL encoderB : std_uLogic"
st "SIGNAL encoderB : std_uLogic
"
)
)
*29 (Net
@ -964,7 +977,8 @@ isHidden 1
font "Verdana,8,0"
)
xt "0,-1400,13600,-400"
st "SIGNAL encoderA : std_uLogic"
st "SIGNAL encoderA : std_uLogic
"
)
)
*30 (Net
@ -981,7 +995,8 @@ va (VaSet
isHidden 1
)
xt "0,-1400,17300,-200"
st "SIGNAL button4 : std_uLogic"
st "SIGNAL button4 : std_uLogic
"
)
)
*31 (SaComponent
@ -2531,8 +2546,8 @@ tm "BdCompilerDirectivesTextMgr"
]
associable 1
)
windowSize "74,46,1330,909"
viewArea "-8608,17960,105743,94895"
windowSize "-8,-8,1722,1111"
viewArea "-8600,-4000,158289,106111"
cachedDiagramExtent "-7000,-1400,102000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
@ -2559,7 +2574,7 @@ boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 4859,0
lastUid 5464,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
@ -3588,7 +3603,7 @@ tm "BdDeclarativeTextMgr"
)
commonDM (CommonDM
ldm (LogicalDM
suid 16,0
suid 38,0
usingSuid 1
emptyRow *102 (LEmptyRow
)

View File

@ -10,7 +10,7 @@ appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 2001,0
suid 2008,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
@ -330,23 +330,23 @@ value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hdl"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb.info"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb.user"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds"
)
(vvPair
variable "appl"
@ -366,27 +366,27 @@ value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb"
)
(vvPair
variable "date"
value "11.11.2019"
value "17.12.2021"
)
(vvPair
variable "day"
value "Mon"
value "ven."
)
(vvPair
variable "day_long"
value "Monday"
value "vendredi"
)
(vvPair
variable "dd"
value "11"
value "17"
)
(vvPair
variable "entity_name"
@ -410,11 +410,11 @@ value "symbol"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
value "Simon"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
value "17.12.2021"
)
(vvPair
variable "graphical_source_group"
@ -422,11 +422,11 @@ value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
value "PC-SDM"
)
(vvPair
variable "graphical_source_time"
value "08:13:22"
value "09:37:57"
)
(vvPair
variable "group"
@ -434,7 +434,7 @@ value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
value "PC-SDM"
)
(vvPair
variable "language"
@ -454,7 +454,7 @@ value "$SCRATCH_DIR/Cursor_test/work"
)
(vvPair
variable "mm"
value "11"
value "12"
)
(vvPair
variable "module_name"
@ -462,19 +462,19 @@ value "cursor_tb"
)
(vvPair
variable "month"
value "Nov"
value "déc."
)
(vvPair
variable "month_long"
value "November"
value "décembre"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb"
value "C:\\Users\\Simon\\Desktop\\ELN\\Projet\\Cursor\\Prefs\\..\\Cursor_test\\hds\\cursor_tb\\symbol.sb"
)
(vvPair
variable "package_name"
@ -502,7 +502,7 @@ value "symbol"
)
(vvPair
variable "time"
value "08:13:22"
value "09:37:57"
)
(vvPair
variable "unit"
@ -510,7 +510,7 @@ value "cursor_tb"
)
(vvPair
variable "user"
value "silvan.zahno"
value "Simon"
)
(vvPair
variable "version"
@ -522,11 +522,11 @@ value "symbol"
)
(vvPair
variable "year"
value "2019"
value "2021"
)
(vvPair
variable "yy"
value "19"
value "21"
)
]
)
@ -541,7 +541,7 @@ va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,13000,43000,27000"
xt "29000,13000,56000,27000"
)
oxt "15000,6000,20000,26000"
biTextGroup (BiTextGroup
@ -673,7 +673,7 @@ va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,47400,42300,48600"
xt "27200,47400,42600,48600"
st "
by %user on %dd %month %year
"
@ -1224,7 +1224,7 @@ xt "0,3400,0,3400"
tm "SyDeclarativeTextMgr"
)
)
lastUid 111,0
lastUid 206,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
)

View File

@ -4181,7 +4181,7 @@ hdsWorkspaceLocation ""
relativeLibraryRootDir ""
vmLabelLatestDontAskAgain 0
vmLabelWorkspaceDontAskAgain 0
logWindowGeometry "600x200-0+0"
logWindowGeometry "600x389+980+96"
diagramBrowserTabNo 0
showInsertPortHint 0
showContentFirstTime 0
@ -6208,7 +6208,7 @@ yPos 0
width 1730
height 1119
activeSidePanelTab 2
activeLibraryTab 3
activeLibraryTab 2
sidePanelSize 278
showUnixHiddenFiles 0
componentBrowserXpos 1173