16 lines
270 B
VHDL
16 lines
270 B
VHDL
|
-- VHDL Entity VHD_test.tb_24_1_2.symbol
|
||
|
|
--
|
||
|
|
-- Created:
|
||
|
|
-- by - remy.borgeat.UNKNOWN (WE10993)
|
||
|
|
-- at - 15:01:24 20.03.2024
|
||
|
|
--
|
||
|
|
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
|
||
|
|
--
|
||
|
|
|
||
|
|
|
||
|
|
ENTITY tb_24_1_2 IS
|
||
|
|
-- Declarations
|
||
|
|
|
||
|
|
END tb_24_1_2 ;
|
||
|
|
|