Initial commit

03-DigitalToAnalogConverter/Prefs/hds_user/v2018.1/templates/vhdl_architecture/architecture.vhd

@@ -0,0 +1,15 @@
+FILE_NAMING_RULE: %(entity_name)_%(arch_name).vhd
+DESCRIPTION_START
+This is the default template used for the creation of VHDL Architecture files.
+Template supplied by Mentor Graphics.
+DESCRIPTION_END
+--
+-- VHDL Architecture %(library).%(unit).%(view)
+--
+-- Created:
+--          by - %(user).%(group) (%(host))
+--          at - %(time) %(date)
+--
+-- using Mentor Graphics HDL Designer(TM) %(version)
+--
+%(architecture)