8 lines
182 B
VHDL
8 lines
182 B
VHDL
|
architecture RTL of ex_07_1 is
|
||
|
|
begin
|
||
|
|
process(gainIn)
|
||
|
|
begin
|
||
|
|
gainOut <= resize(gainIn, gainOut'length) + shift_left(resize(gainIn, gainOut'length), 1);
|
||
|
|
end process;
|
||
|
|
end RTL;
|