fix coeff calculation
This commit is contained in:
parent
cf05b0a7f9
commit
e187e34017
Binary file not shown.
@ -1281,6 +1281,7 @@ projectPaths [
|
|||||||
"C:\\work\\edu\\sem\\labo\\sem_labs\\02-SplineInterpolator\\Prefs\\hds.hdp"
|
"C:\\work\\edu\\sem\\labo\\sem_labs\\02-SplineInterpolator\\Prefs\\hds.hdp"
|
||||||
"C:\\dev\\sem-labs\\02-SplineInterpolator\\Prefs\\hds.hdp"
|
"C:\\dev\\sem-labs\\02-SplineInterpolator\\Prefs\\hds.hdp"
|
||||||
"C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\02-SplineInterpolator\\Prefs\\hds.hdp"
|
"C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\02-SplineInterpolator\\Prefs\\hds.hdp"
|
||||||
|
"C:\\Users\\uadmin\\GIT\\2024-sem-labs-herederoremi\\02-SplineInterpolator\\Prefs\\hds.hdp"
|
||||||
]
|
]
|
||||||
libMappingsRootDir ""
|
libMappingsRootDir ""
|
||||||
teamLibMappingsRootDir ""
|
teamLibMappingsRootDir ""
|
||||||
@ -4149,7 +4150,7 @@ hdsWorkspaceLocation ""
|
|||||||
relativeLibraryRootDir ""
|
relativeLibraryRootDir ""
|
||||||
vmLabelLatestDontAskAgain 0
|
vmLabelLatestDontAskAgain 0
|
||||||
vmLabelWorkspaceDontAskAgain 0
|
vmLabelWorkspaceDontAskAgain 0
|
||||||
logWindowGeometry "600x573+405+95"
|
logWindowGeometry "600x573+406+95"
|
||||||
diagramBrowserTabNo 0
|
diagramBrowserTabNo 0
|
||||||
showInsertPortHint 0
|
showInsertPortHint 0
|
||||||
showContentFirstTime 0
|
showContentFirstTime 0
|
||||||
@ -6217,9 +6218,9 @@ size 180
|
|||||||
]
|
]
|
||||||
displayHierarchy 0
|
displayHierarchy 0
|
||||||
xPos 0
|
xPos 0
|
||||||
yPos 14
|
yPos 4
|
||||||
width 1936
|
width 892
|
||||||
height 1056
|
height 982
|
||||||
activeSidePanelTab 2
|
activeSidePanelTab 2
|
||||||
activeLibraryTab 2
|
activeLibraryTab 2
|
||||||
sidePanelSize 278
|
sidePanelSize 278
|
||||||
|
@ -1,4 +1,20 @@
|
|||||||
ARCHITECTURE studentVersion OF interpolatorCalculatePolynom IS
|
ARCHITECTURE studentVersion OF interpolatorCalculatePolynom IS
|
||||||
|
|
||||||
|
subtype sample_type is signed(sampleIn'range);
|
||||||
|
type samples_type is array (1 to 4) of sample_type;
|
||||||
|
signal samples: samples_type;
|
||||||
|
|
||||||
BEGIN
|
BEGIN
|
||||||
|
|
||||||
|
process(clock, reset) begin
|
||||||
|
if reset = '1' then
|
||||||
|
samples <= (others => (others => '0'));
|
||||||
|
elsif rising_edge(clock) then
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
end if;
|
||||||
|
end process;
|
||||||
|
|
||||||
sampleOut <= (others => '0');
|
sampleOut <= (others => '0');
|
||||||
END ARCHITECTURE studentVersion;
|
END ARCHITECTURE studentVersion;
|
||||||
|
@ -13,15 +13,15 @@ BEGIN
|
|||||||
-- d = sample2
|
-- d = sample2
|
||||||
|
|
||||||
process(sample1, sample2, sample3, sample4) begin
|
process(sample1, sample2, sample3, sample4) begin
|
||||||
samples(4) <= resize(sample1, coeff'high+1);
|
samples(1) <= resize(sample1, coeff'high+1);
|
||||||
samples(3) <= resize(sample2, coeff'high+1);
|
samples(2) <= resize(sample2, coeff'high+1);
|
||||||
samples(2) <= resize(sample3, coeff'high+1);
|
samples(3) <= resize(sample3, coeff'high+1);
|
||||||
samples(1) <= resize(sample4, coeff'high+1);
|
samples(4) <= resize(sample4, coeff'high+1);
|
||||||
end process;
|
end process;
|
||||||
|
|
||||||
|
|
||||||
a <= samples(4) - samples(1) + resize( 3*(samples(2) - samples(3)), coeff'high+1);
|
a <= samples(4) - samples(1) + resize( 3*(samples(2) - samples(3)), coeff'high+1);
|
||||||
b <= resize(2*samples(1), coeff'high+1) - resize(5*samples(2), coeff'high+1) + resize(4*samples(3), coeff'high+1) - samples(4);
|
b <= resize(2*samples(1), coeff'high+1) - resize(5*samples(2), coeff'high+1) + resize(4*samples(3), coeff'high+1) - samples(4);
|
||||||
c <= samples(3) - samples(1);
|
c <= samples(3) - samples(1);
|
||||||
d <= samples(4);
|
d <= samples(2);
|
||||||
END ARCHITECTURE studentVersion;
|
END ARCHITECTURE studentVersion;
|
||||||
|
@ -10,17 +10,19 @@ BEGIN
|
|||||||
if reset = '1' then
|
if reset = '1' then
|
||||||
samples <= (others => (others => '0'));
|
samples <= (others => (others => '0'));
|
||||||
elsif rising_edge(clock) then
|
elsif rising_edge(clock) then
|
||||||
|
|
||||||
if shiftSamples then
|
if shiftSamples then
|
||||||
for i in samples_type'low to samples_type'high-1 loop
|
for i in samples_type'low to samples_type'high-1 loop
|
||||||
samples(i+1) <= samples(i);
|
samples(i+1) <= samples(i);
|
||||||
end loop;
|
end loop;
|
||||||
samples(1) <= sampleIn;
|
samples(1) <= sampleIn;
|
||||||
end if;
|
end if;
|
||||||
|
|
||||||
end if;
|
end if;
|
||||||
end process;
|
end process;
|
||||||
|
|
||||||
sample1 <= samples(1);
|
sample1 <= samples(4);
|
||||||
sample2 <= samples(2);
|
sample2 <= samples(3);
|
||||||
sample3 <= samples(3);
|
sample3 <= samples(2);
|
||||||
sample4 <= samples(4);
|
sample4 <= samples(1);
|
||||||
END ARCHITECTURE studentVersion;
|
END ARCHITECTURE studentVersion;
|
||||||
|
@ -7,11 +7,13 @@ BEGIN
|
|||||||
process(clock, reset)
|
process(clock, reset)
|
||||||
begin
|
begin
|
||||||
if reset = '1' then
|
if reset = '1' then
|
||||||
counter <= (others => '1');
|
counter <= (others => '0');
|
||||||
elsif rising_edge(clock) then
|
elsif rising_edge(clock) then
|
||||||
|
|
||||||
if en = '1' then
|
if en = '1' then
|
||||||
counter <= counter - 1;
|
counter <= counter - 1;
|
||||||
end if;
|
end if;
|
||||||
|
|
||||||
end if;
|
end if;
|
||||||
end process;
|
end process;
|
||||||
|
|
||||||
|
Binary file not shown.
Binary file not shown.
Loading…
Reference in New Issue
Block a user