Commit Graph

Select branches

Hide Pull Requests

comp/electrical

dev

feat/draw-improvements-1

main

#11

#12

#14

#4

#5

#9

v0.1.0

v0.2.0

Mono Color

• d73215c889 Merge pull request 'feature: added guided wire style' (#14) from Shmerlard/circuiteria:dev into dev dev Louis Heredero 2025-08-24 11:01:02 +00:00
• 87643983ec added guided wire Elad elmakias 2025-08-17 22:05:36 +03:00
• 94fef0a245 Merge pull request 'Add radius parameter to block' (#12) from Shmerlard/circuiteria:main into dev Louis Heredero 2025-08-17 12:36:04 +00:00
• 1a0a659ace no font is set in circuit Elad elmakias 2025-08-17 15:31:09 +03:00
• f2ce91ec39 small fix for radius Elad elmakias 2025-08-17 14:33:31 +03:00
• 043bb339fe font arguement, radius arguement Elad elmakias 2025-08-17 14:00:21 +03:00
• 693676d61a Merge pull request 'feature: add IEC gates' (#11) from bono/circuiteria:add_iec_gates into dev Louis Heredero 2025-06-29 13:19:56 +00:00
• 94d5d6b854 add examples and add iec gates to manual juanbono 2025-06-28 13:56:22 -03:00
• 71f128f6c9 fix typo in xnor gate juanbono 2025-06-28 13:55:14 -03:00
• ea8277ee5b rename iec gates to have consistent naming juanbono 2025-06-28 12:28:28 -03:00
• c5e4f8039a improve iec-gate juanbono 2025-06-28 12:10:00 -03:00
• 8c91ccdd54 improve default-draw-shape by drawing a rectangle juanbono 2025-06-28 11:40:36 -03:00
• 9966656e8b add examples juanbono 2025-06-22 14:49:11 -03:00
• 3ccb79c6c2 add iec gates juanbono 2025-06-22 14:46:52 -03:00
• 9ab454045e extracted cetz import for easier updating feat/draw-improvements-1 LordBaryhobal 2025-04-20 12:12:05 +02:00
• aba66ed442 extracted cetz import for easier updating LordBaryhobal 2025-04-20 12:10:43 +02:00
• 0a108fdc73 improved error message LordBaryhobal 2025-04-19 17:21:24 +02:00
• cd8784fcee adapted ALU + minor fix in add-ports LordBaryhobal 2025-04-19 17:16:09 +02:00
• 4733f69b51 adapted extender + improved bound anchors LordBaryhobal 2025-04-19 16:49:46 +02:00
• 33d79f35fa minor fix to port margins LordBaryhobal 2025-04-19 16:04:11 +02:00
• 3e9272255c improved wire arguments LordBaryhobal 2025-04-19 15:56:20 +02:00
• 4930b53c84 reworked ports layout + adapted multiplexer LordBaryhobal 2025-04-19 15:10:09 +02:00
• 26231b2f48 adapted wire stubs with auto side detection LordBaryhobal 2025-04-19 00:11:53 +02:00
• 5616544707 added checks + fixed auto ids LordBaryhobal 2025-04-19 00:10:57 +02:00
• 358de4825d initial rewrite of drawing pipeline + positioning LordBaryhobal 2025-04-18 17:25:38 +02:00
• b7dd2cb718 Merge branch 'dev' into comp/electrical comp/electrical LordBaryhobal 2025-03-31 13:05:43 +02:00
• 2bb7e3b5a9 Merge pull request 'v0.2.0: Updates' (#5) from dev into main main v0.2.0 Louis Heredero 2025-03-01 21:28:24 +00:00
• 371caf094c updated README and manual with new version LordBaryhobal 2025-03-01 22:23:52 +01:00
• 841f53e76c Merge pull request 'updated compiler version + dependencies' (#4) from feat/updates-1 into dev Louis Heredero 2025-03-01 21:17:27 +00:00
• ff0b91e683 updated compiler version + dependencies LordBaryhobal 2025-03-01 21:22:08 +01:00
• ac3e577020 fixed gallery.bash substitution LordBaryhobal 2024-11-10 01:46:25 +01:00
• ba0f138ef2 added gallery example for resistors/capacitors LordBaryhobal 2024-11-10 01:43:03 +01:00
• 60898d1e60 updated manual LordBaryhobal 2024-11-10 01:40:50 +01:00
• b8a7adb58f fixed wrong capacitor symbol LordBaryhobal 2024-11-10 01:40:32 +01:00
• cc8478a3c7 added resistor and capacitor LordBaryhobal 2024-11-09 23:03:44 +01:00
• e1e561bb6c fixed y-alignment for north/south ports LordBaryhobal 2024-11-09 23:03:03 +01:00
• 9a1fda087c prepared for publication + bumped to 0.1.0 v0.1.0 LordBaryhobal 2024-10-02 21:09:48 +02:00
• c5a0cf7ecc fixed typo in default param value LordBaryhobal 2024-10-02 21:04:40 +02:00
• 9a6973fb89 fixed README links LordBaryhobal 2024-05-18 23:55:06 +02:00
• d8094384ad added examples to README.md LordBaryhobal 2024-05-18 23:50:29 +02:00
• 86ca91920f added gallery/platypus LordBaryhobal 2024-05-18 23:46:29 +02:00
• 64d6635d5f added gallery/test6 LordBaryhobal 2024-05-18 22:36:38 +02:00
• 6a6ae96a96 changed AND design (circle arc instead of bezier) LordBaryhobal 2024-05-18 22:36:27 +02:00
• a856b7f634 added doc for wire.intersection LordBaryhobal 2024-05-18 21:52:46 +02:00
• 011802ffbe fixed minor issues + changed some default styles LordBaryhobal 2024-05-18 21:45:12 +02:00
• 4fae4fe19a fixed gates y alignment LordBaryhobal 2024-05-18 18:27:57 +02:00
• d6248865b3 added gallery rendering script LordBaryhobal 2024-05-18 18:08:36 +02:00
• 2317fec71d fixed wire name rotation LordBaryhobal 2024-05-18 18:08:22 +02:00
• ff9ad9e94a changed version number LordBaryhobal 2024-05-18 17:08:08 +02:00
• 4dc69a92c5 updated manual LordBaryhobal 2024-05-18 17:07:14 +02:00
• ba7630c03c added test5 in gallery LordBaryhobal 2024-05-18 17:03:03 +02:00
• f9916e5856 adapted corner anchors for ALU, EXT and MUX LordBaryhobal 2024-05-18 17:02:42 +02:00
• 7731159dd0 added h-ratio to MUX + fixed inputs spacing LordBaryhobal 2024-05-18 16:50:14 +02:00
• 699b3c0189 added name anchor to ALU LordBaryhobal 2024-05-18 16:48:25 +02:00
• 08f931bbde added small clock ports LordBaryhobal 2024-05-18 16:46:32 +02:00
• 7da2bb2b64 fixed extender ports + added align-out param LordBaryhobal 2024-05-18 16:46:18 +02:00
• e4194d0925 added horizontal zigzag wires LordBaryhobal 2024-05-18 16:45:09 +02:00
• 86d9122740 added groups LordBaryhobal 2024-05-18 13:06:57 +02:00
• 5bd3dd8111 added more customization options for wires LordBaryhobal 2024-05-18 12:39:47 +02:00
• 66ac91af7b added stub name offset parameter LordBaryhobal 2024-05-17 23:52:43 +02:00
• 047c3b8893 improved doc + made it fancier LordBaryhobal 2024-05-17 23:07:17 +02:00
• 64a6146f32 added doc for gates + minor changes LordBaryhobal 2024-05-17 22:24:38 +02:00
• 8ec245f36e added logic gates LordBaryhobal 2024-05-17 21:19:40 +02:00
• a9014e03e9 added doc cross-reference links LordBaryhobal 2024-05-17 18:12:25 +02:00
• c01e33cab4 added blue color LordBaryhobal 2024-05-17 16:58:40 +02:00
• 9e4767663e removed main.typ LordBaryhobal 2024-05-17 16:53:35 +02:00
• 4d97062d30 improved doc + moved examples to separate file LordBaryhobal 2024-05-17 16:52:43 +02:00
• ccc38c3e1d added doc for elements LordBaryhobal 2024-05-17 14:19:27 +02:00
• 21b5d1cbfe fixed multiplexers with named ports + minor changes LordBaryhobal 2024-05-17 14:18:33 +02:00
• 7e0209b712 added doc for circuit, util and wire LordBaryhobal 2024-05-17 09:36:38 +02:00
• ef4461bd18 added relative x coordinates LordBaryhobal 2024-05-17 00:11:04 +02:00
• 6174baf650 added test diagram LordBaryhobal 2024-05-16 23:35:54 +02:00
• 6d6c357534 split up sources into manageable files LordBaryhobal 2024-05-16 23:35:53 +02:00
• c9155a0b99 initial commit LordBaryhobal 2024-05-16 23:35:53 +02:00
• 1e6c6cfc43 Initial commit Louis Heredero 2024-05-16 21:34:50 +00:00